



MATLAB EXPO 2019

Adopting Model-Based Design for
FPGA, ASIC, and SoC
Development

Fahd Morchid



Agenda

- Why Model-Based Design for FPGA, ASIC, or SoC?
- Case Study – Pulse Detector
- HW/SW Co-Design
- Customer results

Just an example, the workflow is the same for...



Agenda

- Why Model-Based Design for FPGA, ASIC, or SoC?
- Case Study – Pulse Detector
- HW/SW Co-Design
- Customer results


FPGA, ASIC, and SoC Development Projects



67% of ASIC/FPGA projects are **behind schedule**

Over **50%** of project time is spent on **verification**

75% of ASIC projects require a **silicon re-spin**




84% of FPGA projects have non-trivial bugs escape into production



MATLAB EXPO 2019

Statistics from 2018 Mentor Graphics / Wilson Research survey, averaged over FPGA/ASIC

Many Different Skill Sets Need to Collaborate




- Poor communication across teams
- Key decisions made in silos
- System-level issues found in late stages
- Hard to adapt to changing requirements


“Rapid innovation under a rapid timeline
– that’s when this flow falls apart.”

Jamie Haas
Allegro Microsystems

SoC Collaboration with Model-Based Design





General Approach: Use the Strengths of MATLAB and Simulink



MATLAB

- ✓ Large data sets
- ✓ Explore mathematics
- ✓ Control logic
- ✓ Data visualization



Simulink




- ✓ Parallel architectures
- ✓ Timing
- ✓ Data type propagation
- ✓ Mixed-signal modeling

Agenda

- Why Model-Based Design for FPGA, ASIC, or SoC?
- **Case Study – Pulse Detector**
- HW/SW Co-Design
- Customer results




Case Study | *Pulse Detector*

1. Example Overview
2. Reference Pulse Detector
3. Pulse Detector Design
4. Prepare for Hardware Implementation
5. Fixed-point Conversion
6. HDL code generation, synthesis and verification




Case Study | *Pulse Detector*

1. Example Overview
2. Reference Pulse Detector
3. Pulse Detector Design
4. Prepare for Hardware Implementation
5. Fixed-point Conversion
6. HDL code generation, synthesis and verification




Pulse Detector | Overview



Send



Receive



Detect



Reference Design
(MATLAB)


```
% Create matched filter coefficients
CorrFilter = conj(flip(pulse))/PulseLen;

% Correlate Rx signal against matched filter
FilterOut = filter(CorrFilter,1,RxSignal);


% Find peak magnitude & location
[peak, location] = max(abs(FilterOut));

% Print results
figure(1)
subplot(311); plot(real(TxSignal)); title('Tx Signal (real)');
subplot(312); plot(real(RxSignal)); title('Rx Signal (real)');
t = 1:length(FilterOut);
str = sprintf('Peak found at %d with a value of %.3d',location,peak);
subplot(313); plot(t,abs(FilterOut),location,peak,'o'); title(str);
```

Detector Design
(Simulink)






Hardware Implementation
(HDL)



Case Study | *Pulse Detector*

1. Example Overview
2. Reference Pulse Detector
3. Pulse Detector Design
4. Prepare for Hardware Implementation
5. Fixed-point Conversion
6. HDL code generation, synthesis and verification



Pulse Detector | *Reference Design (MATLAB)*

Algorithm
Stimulus

Reference
Algorithm

Software
Algorithm

Analysis

Create input stimulus

```
function [ CorrFilter, RxSignal, RxFxPt ] = pulse_detector_stim

% Create pulse to detect
rng('default');
PulseLen = 64;
theta = rand(PulseLen,1);
pulse = exp(1i*2*pi*theta);

% Insert pulse to Tx signal
rng('shuffle');
TxLen = 5000;
PulseLoc = randi(TxLen-PulseLen*2);

TxSignal = complex(zeros(TxLen,1));
TxSignal(PulseLoc:PulseLoc+PulseLen-1) = pulse;

% Create Rx signal by adding noise
Noise = complex(randn(TxLen,1),randn(TxLen,1));
RxSignal = TxSignal + Noise;


% Scale Rx signal to +/- one
scale1 = max(abs(real(RxSignal)),abs(imag(RxSignal)));
```

MATLAB golden reference


```
% Create matched filter coefficients
CorrFilter = conj(flip(pulse))/PulseLen;

% Correlate Rx signal against matched filter
FilterOut = filter(CorrFilter,1,RxSignal);


% Find peak magnitude & location
[peak, location] = max(abs(FilterOut));
```




Pulse Detector | *Reference Design (MATLAB)*




Pulse Detector | *Reference Design (MATLAB)*




- Reuse MATLAB/Simulink models in verification
 - Scoreboard, stimulus, or models external to the RTL
 - Runs natively in SystemVerilog simulator
 - Eliminate re-work and miscommunication
 - Save testbench development time
 - Easy to update when requirements change



Pulse Detector | *Reference Design (MATLAB)*






- Co-simulate with 3rd-party HDL simulator
 - Reuse MATLAB/Simulink test environment
 - Run HDL design in a supported simulator*
 - Generate co-simulation infrastructure and handshaking
 - Analyze both the design and test environment



Case Study | *Pulse Detector*

1. Example Overview
2. Reference Pulse Detector
- 3. Pulse Detector Design**
4. Prepare for Hardware Implementation
5. Fixed-point Conversion
6. HDL code generation, synthesis and verification



Pulse Detector | *Design in Simulink*

Streaming Architecture

Hardware friendly implementation of peak finder

Instead of calculating the maximum value of the entire frame, we look for a local peak within a sliding window of the last 11 samples using the following criteria:

- The middle sample is the largest
- The middle sample is greater than a pre-defined threshold

```
WindowLen = 11;
MidIdx = ceil(WindowLen/2);
threshold = 0.03;

% Compute magnitude squared to avoid sqrt operation
MagSqOut = abs(FilterOut).^2;



% Sliding window operation
for n = 1:length(FilterOut)-WindowLen

    % Compare each value in the window to the middle sample via s
    DataBuff = MagSqOut(n:n+WindowLen-1);
    MidSample = DataBuff(MidIdx);
    CompareOut = DataBuff - MidSample; % this is a vector


    % if all values in the result are negative and the middle sam
    % greater than a threshold, it is a local max
    if all(CompareOut <= 0) && (MidSample > threshold)
        peak_2 = MidSample;
        location_2 = n + (MidIdx-1);
    end
end
```

```
% Simulate model
sim('pulse_detector_v1')
```

```
% Correlation filter output
FilterOutSL = squeeze(logsout.getE
compareData(real(FilterOut),real(F
compareData(imag(FilterOut),imag(F
```



Stream input data using
"Signal From Workspace" block



pulse_detector_streaming_arch * - Simulink

File Edit View Display Diagram Simulation Analysis Code Tools Help



simTime Normal



pulse_detector_streaming_arch

pulse_detector_streaming_arch ▶



Case Study | *Pulse Detector*

1. Example Overview
2. Reference Pulse Detector
3. Pulse Detector Design
4. Prepare for Hardware Implementation
5. Fixed-point Conversion
6. HDL code generation, synthesis and verification






Pulse Detector | *Prepare for Hardware Design*

Micro Architecture

In this step, we:




- prepare the model for HDL code generation
- pipeline the data path using various techniques
- add data valid control signal
- verify against MATLAB golden reference





Case Study | *Pulse Detector*


1. Example Overview
2. Reference Pulse Detector
3. Pulse Detector Design
4. Prepare for Hardware Implementation
5. Fixed-point Conversion
6. HDL code generation, synthesis and verification



Pulse Detector | *Fixed-Point Conversion*

In this step, we:

- convert the model to fixed-point



- compare the Simulink fixed-point model to the MATLAB golden reference


pulse_detector_streaming_hw_fp_arch - Simulink

File Edit View Display Diagram Simulation Analysis Code Tools Help

Simulink toolbar with icons for saving, undo, redo, and simulation controls. The simulation mode is set to 'simTime' and the display is set to 'Normal'.

pulse_detector_streaming_hw_fp_arch

pulse_detector_streaming_hw_fp_arch ▶



Some words about Fixed-Point conversion...

Fixed-Point Conversion | *Automated Approach*

Products Solutions Academia Support Community

Fixed-Point Designer

Overview Features Code Examples Model Examples

Design, simulate, and analyze fixed-point systems

Fixed-Point Designer™ provides data types and single-precision algorithms to optimize performance. Fixed-Point Designer analyzes your design and suggests data types such as word length and scaling. You can specify rounding mode and overflow action, and mix single and double precision. You can perform bit-true simulations to observe precision without implementing the design on hardware.

Fixed-Point Designer lets you convert double-precision or fixed point. You can create and optimize numerical accuracy requirements and target hardware. Determine the range requirements of your design through instrumented simulation. Fixed-Point Designer provides you through the data conversion process and enables results with floating-point baselines.

Fixed-Point Designer supports C, HDL, and PLC

```

graph LR
    A[Simulate with representative data] --> B[Fixed-Point Designer proposes data types]
    B --> C[Choose to apply proposed types or set your own]
    C --> D[Simulate and compare results]
    
```

Name	Run	CompiledDT	SpecifiedDT	ProposedDT	Accept	SimMin	SimMax
Proportional_Gain	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,15)	✓	-0.24042396/628/30/5	0.6151390163162
Add : Output	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,16)	✓	-0.4841989567471207	0.39181957466872724
Add1 : Output	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,16)	✓	-0.484464037518146	0.45161509472757766
Saturate_Output/In	Ranges(Double)	double	Inherit: auto	fixdt(1,16,16)	✓	-0.484464037518146	0.45161509472757766
Saturate_Output/Switch	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,16)	✓	-0.484464037518146	0.45161509472757766
Saturate_Output/Switch1	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,16)	✓	-0.484464037518146	0.45161509472757766
Error : Output	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,18)	✓	-0.030052995953591...	0.076892377039525
Integral_Gain	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,23)	✓	-0.001202119838143...	0.0030756950815810...
Switch	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,23)	✓	-0.001202119838143...	0.0030756950815810...
Sample_Time	Ranges(Double)	double	Inherit: Inh...	fixdt(1,16,34)	✓	-6.010599190718269...	1.5378475407905003...

Visualization of Simulation Data

Histograms of all results in the model

Legend: Overflows (red), Representable (white), In-Range (blue), Underflows (yellow)

Proposed Data Type Summary

Property	ProposedDT	SpecifiedDT
DataType	fixdt(1,16,34)	Inherit: Inh...
Minimum	-1.9073486328125e-06	
Maximum	1.9072904251515865...	
Precision	5.820766091346741e...	


Ranges used for proposal

Property	Minimum	Maximum
Simulation	-6.010599190...	1.5378475407...

Visualization of Simulation Data using fixdt(1,16,34)


Values	Potential Overflows	In-Range	Potential Underflows
Positive	0	7428	12021
Negative	0	12386	17912
Zero	0	254	

Fixed-Point Conversion | *Native Floating-Point*



HDL Coder Native Floating Point

- Extensive math and trigonometric operator support
- Optimal implementations without sacrificing numerical accuracy
- Mix floating- and fixed-point operations
- Generate target-independent HDL





	Fixed point	Floating point
LUTs	10k	25k
DSP slices	50	100
Development time	~1 week	~1 day

~2x more resources
~5x less development effort

Case Study | *Pulse Detector*

1. Example Overview
2. Reference Pulse Detector
3. Pulse Detector Design
4. Prepare for Hardware Implementation
5. Fixed-point Conversion
6. HDL code generation, synthesis and verification



Pulse Detector | *HDL Code Generation and Verification*

In this step, we:

- generate HDL code and reports
- synthesize the design using Xilinx Vivado
- verify the design


The screenshot displays the 'Code Generation Report' window for 'pulse_detector_v4'. The 'Contents' pane on the left lists various reports, with 'Delay Balancing' highlighted. The main pane shows the 'Delay Balancing Report for pulse_detector_v4', which includes a table of port delays and a 'Generated Model' diagram.


Port	Pipeline Latency	Phase Delay
pulse_detector_v4/Pulse Detector/mid_sample	8	0
pulse_detector_v4/Pulse Detector/detected	8	0
pulse_detector_v4/Pulse Detector/valid_out	8	0

The 'Generated Model' diagram shows the hardware architecture. It includes a 'Pulse Detector' block with inputs 'data_in' and 'valid_in', and outputs 'mid_sample', 'detected', and 'valid_out'. The model is connected to a 'ToCosimSrc' block and a 'ToCosimSink' block. A 'Compare' block is also shown, which compares the 'mid_sample' output with a reference value. The 'Compare' block is connected to a 'SharedMem' block, which is in turn connected to a 'Simulator' block. The 'Simulator' block is connected to a 'ModelSim' block, which is connected to a 'ToCosimSink' block.


1.1: SynthesisTool Xilinx Vivado
 SynthesisToolChipFamily Zynq
 SynthesisToolDeviceName xc7z035
 SynthesisToolPackageName fbg676
 SynthesisToolSpeedValue -1

Frequency 200
 ForceReport on
 OptimizationReport on
 Type Synchronous
 LivePipelining off








Is there more?



Case Study | *Pulse Detector*

1. Example Overview
2. Reference Pulse Detector
3. Pulse Detector Design
4. Prepare for Hardware Implementation
5. Fixed-point Conversion
6. HDL code generation, synthesis and verification




Case Study | Workflow Summary

Golden
Reference

```
%% MATLAB reference detector
% this uses high level MATLAB functions
% computing a global maximum requires holding the entire signal at once
% this is impractical in a hardware implementation but serves as a golden
% reference


y=filter(CorrelationFilter,1,RxSignal); % correlate against the pulse
[peak, location]=max(abs(y).^2);
fprintf('Found Global Maximum at location %d Value %3.3f \n',location, peak)
```

Hardware
Architecture




**Fixed Point
Designer**

Fixed-point
Implementation



HDL Coder

HDL Code Generation
and Optimization




HDL Verification
and Targeting

MATLAB EXPO 2019


Integrated Verification



MATLAB




Simulink



A few more words about code generation ...

Automatically Generate Production RTL




- Choose from over 300 supported blocks
 - Including MATLAB functions and Stateflow charts
- Quickly explore implementation options
- Generate readable, traceable Verilog/VHDL
 - Optionally generate AXI interfaces with IP core
- Production-proven across a variety of applications and FPGA, ASIC, and SoC targets

Agenda




- Why Model-Based Design for FPGA, ASIC, or SoC?
- Case Study – Pulse Detector
- **HW/SW Co-Design**
- Customer results

HW/SW Design



Model Based Design Workflow for SoC

Deploy to Hardware with Coders and HW Support Package




Algorithmic Model

Algorithmic Code


**HW Support Package
(Reference Design)**

Hardware Platform

Actual Data Exchange Between FPGA and Processor




SoC Blockset / *Model and Simulate SoC Architecture*





SoC Blockset

Design, evaluate, and implement SoC hardware and software architectures

 Download a free trial

SoC Blockset / Model and Simulate SoC Architecture



- Simulate algorithms as well as hardware/software architecture
 - Memory
 - Internal/external connectivity
 - I/O
 - Task scheduling
- Deploy on support hardware
- Profile performance using external mode


SoC Blockset / *Example*

Streaming Data from Hardware to Software

#	Frame Size	Frame period (ms)	Number of buffers	Meets or Violates requirements
1	5	0.05	199	
2	100	1	99	
3				
4				
5				
6	2000	20	4	
7	2400	24	3	
8	8000	80	<1	
9	18000	180	<1	
10	30000	300	<1	

Latency Req

#	Frame Size	Frame period (ms)	Number of buffers	Mean Task Duration (ms)	Avg Samples dropped per 10000	Meets or Violates requirements
1	5	0.05	1999	0.059		Violates throughput
2	100	1	99	1.06		Violates throughput
3	800	8	11	7.858	172.6	Violates drop samples
4	1000	10	9	9.61	0	Meets all requirements
5	1600	16	5	15.3	1	Meets all requirements
6	2000	20	4	19.067	2.25	Violates drop samples
7	2400	24	3	22.812	3.9	Violates drop samples
8	8000	80	<1	76.56		Violates min buffers req
9	18000	180	<1	175.23		Violates min buffers req
10	30000	300	<1	289.52		Violates min buffers req



Copyright 2019 The MathWorks, Inc.

SoC Blockset / Workflow Summary

Simulate SoC Architectures


Develop and combine software algorithms, hardware logic, memory systems, and I/O devices into your SoC application. Evaluate architecture alternatives before deploying to hardware.

Analyze System Performance

Evaluate memory performance and task execution through simulation and perform on-device profiling.

Deploy to SoC and FPGA Devices

Generate reference designs and RTL code for programmable logic. Generate C/C++ code for processor tasks.



Agenda


- Why Model-Based Design for FPGA, ASIC, or SoC?
- Case Study – Pulse Detector
- HW/SW Co-Design
- Customer results

Results at Allegro Microsystems




Allegro Confidential Information

The Enlightenment: Model Based Design



- ☐ **Architecture and Algorithm Design Evolve into Executable Specifications**
- ☐ **Front load testing and verification**
- ☐ **Development is “parallelized”**
- ☐ **Continuous Equivalency Testing is utilized**
- ☐ **.... And of course auto-generated production code**

Getting Started Collaborating with Model-Based Design



- ☐ Refine algorithm toward implementation
- ☐ Verify refinements versus previous versions
- ☐ Generate verification models
- ☐ Add hardware implementation detail and generate optimized RTL
- ☐ Simulate System-on-Chip architecture

- Eliminate communication gaps
- Key decisions made via cross-skill collaboration
- Identify and address system-level issues before implementing subsystems
- Adapt to changing requirements with agility

Learn More

- **Visit FPGA & SoC booth!**
- Next steps to get started with:
 - Verification: [Improve RTL Verification by Connecting to MATLAB webinar](#)
 - Fixed-point quantization: [Fixed-Point Made Easy webinar](#)
 - Incremental refinement, HDL code generation: [HDL self-guided tutorial](#)
 - SoC Blockset: [Getting Started with SoC Blockset](#)