



- Design respins have not been eliminated
- Many of the observed failures during qualification testing are the direct result of an insufficient modeling capability
 - Sources of such failures include mistuned analog circuits, signal timing errors, reliability problems, and crosstalk^[1]
 - Variability cannot be modeled in a manner that is both accurate and computationally efficient
- Simulation-based design optimization has had only limited success
 - Simulation "in-the-design-loop" often too slow and leads to impractical designs
- Proposal: use machine learning algorithms to overcome those hurdles!

[1] Harry Foster, "2012 Wilson Research Group Functional Verification Study,"

http://www.mentor.com/products/fv/multimedia/the-2012-wilson-research-group-functional-verification-studyview

Center for Advanced Electronics CAEML through Machine Learning (CAEML)

Vision statement

 To enable fast, accurate design and verification of microelectronic circuits and systems by creating machine-learning algorithms to derive models used for electronic design automation

An NSF Industry/University Cooperative Research Center

- University of Illinois at Urbana-Champaign
 - Lead site. Prof. Elyse Rosenbaum, Center Director
- o Georgia Tech
 - Prof. Madhavan Swaminathan, Site Director
- North Carolina State University
 - Prof. Paul Franzon, Site Director



CAEML Research Thrusts

- Theory and Machine Learning Efficiency
- Design and System Optimization
- Modeling and Simulation
- Verification
- Reliability and Security



- CAEML researchers utilize open source and commercial software to get the job done
- In particular, several Matlab toolboxes
 - System identification
 - Global optimization
 - Machine learning
 - Neural networks



CAEML Activities

Design Optimization

 $\,\circ\,$ Example: Clock skew minimization for 3D-IC

Generative Modeling

 $\,\circ\,$ Example: Stochastic models of PCB interconnects

Circuit macro-modeling

- Example: Recurrent neural network
- \circ Example: System identification

• Other ...

- Deep networks (for DRC)
- Causal inference (for hardware failure models)
- \circ Security threat detection



Introduction to Bayesian Optimization

$$P(f|\mathbf{D}) = \frac{P(\mathbf{D}|f)P(f)}{P(\mathbf{D})} \propto P(\mathbf{D}|f)P(f)$$

Posterior Likelihood Prior

- Model f as a random process • Usually a GP
- Obtain next training sample $f(X_i)$, where $X_i = \underbrace{argmax}_{X} \{P(f(X_i) > f(X^+))\}$
 - Maximizes PI, probability of improvement
- Other acquisition functions
 - $\circ~$ EI, expected improvement
 - $\circ~$ UCB / LCB, and more \ldots
 - Designed to balance exploration (high variance) and exploitation (high mean)



Figure: E. Brochu. arXiv:1012.2599

Thermal Design Optimization for 3D-IC



S. J. Park, B. Bae, J. Kim and M. Swaminathan, "Application of Machine-Learning for Optimization of 3-D Integrated Circuits and Systems," *IEEE Trans. VLSI*, June 2017.

- Clock Skew is affected by Temperature (magnitude and gradient)
- Temperature is controlled by <u>FIVE</u> input (or control) parameters
- Control parameters have certain constraints
- Objective is therefore to <u>TUNE</u> these parameters to minimize Skew
- More generally, seek to find $X_{opt} = argmin((f(X)))$. Accurate modeling of f(X) needed only near min
- Use ML-based Bayesian Optimization

Full Design Space Exploration too Costly



• 3D (finite volume) simulations + SPICE-type circuit simulation

Need to limit the number of designs that are simulated

Two-stage Bayesian Optimization



- First, Fast Exploration; Second, Pure Exploitation
 - Coarse and fine tuning

Hierarchical Partitioning Scheme

- Reduces number of simulations required
- Active learning of acquisition function



Not the Fastest Algorithm, but ...

- TSBO

IMGPO

GP-UCE

TSBO MGPO GP-UCB

Fewer iterations to convergence TSBO ---- IMGPO GP-UCB Log Distance to Optima A & N - L 50 60 40 60 80 100 Function Evaluations Function Evaluations Log Distance to Op or -2.5 TSBO IMGPO GP-UCE 20 80 100 120 140 160

Note: IMGPO is a known algorithm that is publicly downloadable

Algorithm Run Times for 100 iterations

	2D BRANIN	3D HARTMANN	4D SHEKEL	6D HARTMANN
TSBO	6.15s	4.35s	6.79s	6.51s
IMGPO	1.28s	1.35s	1.83s	1.91s
GP-UCB	10.4s	10.5s	11.4s	12.2s

 With the cost of few seconds of algorithm run time, TSBO reduces number of simulations required for accurate optimization

 For EDA applications in which simulations are expensive, minimizing the number of physical simulations is the goal

Function Evaluations

Function Evaluation

Results: Clock Skew Minimization



	Non Linear Solver	Previous Work[1]	This Work
T _{GRAD} [°C]	25.2 (+%9.4)	23.8 (+%4.7)	23.5
Skew [ps]	96.6 (+%12.3)	88 .0 (+%2.3)	86.0
CPU Time (Normalized) *	3.96	3.76	1.00

....

م٥

0



CAEML Activities

- Design Optimization
 - $\,\circ\,$ Example: Clock skew minimization for 3D-IC

Generative Modeling

Example: Stochastic models of PCB interconnects

Circuit macro-modeling

- Example: Recurrent neural network
- \circ Example: System identification

• Other ...

- Deep networks (for DRC)
- Causal inference (for hardware failure models)
- \circ Security threat detection



- Scattering parameters characterize the electrical behavior of circuit interconnects
 - Complex, matrix-valued function of frequency
 - Stored as frequency-tabulated matrices at discrete frequency points within band of interest
 - Can be used as generic multiport network block in circuit simulation
 - Dense frequency sampling and multiport interconnects produce high-dimensional data
- S-parameters of manufactured interconnects exhibit variability
 - Manufacturing process introduces variability in material and geometric properties
 - Deviation of those properties from design value alters electrical behavior
 - Probabilistic model is necessary to capture the variability



Overlaid scattering parameters



Goal: Model probability distribution of S-parameters in a form that lends itself to sampling

Generate S-parameters for stochastic circuit simulations

Current state-of-the-art

- S. Ridder et al., "A generative modeling framework for statistical link analysis based on sparse data," *IEEE Trans. CPMT* (2017)
 - Vector fitting (VF) and principal component analysis (PCA) based dimensionality reduction; kernel density estimation (KDE) based nonparametric statistical model
- S. Ridder et al., "Generation of stochastic interconnect responses via Gaussian process latent variable models" *IEEE Trans. EMC* (2018)
 - VF and latent variable model (LVM) based dimensionality reduction; Gaussian process (GP) regression based non-parametric statistical model

Drawback

- o Inefficient for large amount of high-dimensional data
 - Need additional dimensionality reduction steps, which may compromise model accuracy



Example of parametric statistical model: Gaussian fitting



Example of non-parametric statistical model: KDE



Explain variation of observed data with latent variables and non-linear mapping

- High-dimensional data often concentrates near lowdimensional manifold
- Latent space is low-dimensional and easy to model

Recognition model and generation model

 Probability distributions parameterized by outputs of neural network

Optimize variational bound on combined model

- Identify the most appropriate latent space
- Maximize reconstruction accuracy

Advantages

- High memory efficiency
 - Parametric statistical model offers bounded model complexity
 - Iterative training algorithm
- \circ Improved accuracy
 - No additional dimensionality-reduction step needed



Generation model



Stability, causality, and passivity

- Fundamental properties that interconnect model must satisfy
- Violations potentially cause erroneous circuit simulation results
- Difficult to build these constraints into the generative model
- Our solution: Vector fitting (VF) of generated scattering parameters (post-processing step)
 - Producing a rational function fit of system response (macro-model) based on frequency-tabulated data
 - Straightforward enforcement of stability and causality as well as perturbative passivity enforcement result in a physically consistent macro-model
 - Matlab has VF functionality and many circuit simulators already have VF functionality built-in
- X. Ma, 2018 SPI



CAEML Activities

- Design Optimization
 - $\,\circ\,$ Example: Clock skew minimization for 3D-IC

Generative Modeling

 $\,\circ\,$ Example: Stochastic models of PCB interconnects

<u>Circuit macro-modeling</u>

- Example: Recurrent neural network
- \circ Example: System identification

• Other ...

- Deep networks (for DRC)
- Causal inference (for hardware failure models)
- \circ Security threat detection

Transient Modeling Using RNN



• RNN approximate any system represented by a state space model

$$\begin{cases} \dot{x} = f(x, u) \\ y = g(x, u) \end{cases}; u \text{ is input, } y \text{ is output, } x \text{ is state} \end{cases}$$

• Many circuits and devices can be represented by state space models



Z. Chen et al., 2017 EPEPS

"Vanilla" RNN equations

$$\begin{aligned} \boldsymbol{x}_i &= \tanh\left[\boldsymbol{b}_u + W_r \boldsymbol{x}_{i-1} + W_u \boldsymbol{u}_i\right] \\ \boldsymbol{y}_i &= \boldsymbol{b}_y + W_y \boldsymbol{x}_i \end{aligned}$$

Electrical circuits at thermal equilibrium

- $\circ\,$ Response to zero input and zero initial state is zero
 - Relevant when simulating response of an unpowered circuit to system-level ESD

Implementation of zero-in zero-out (ZIZO) RNN

$$oldsymbol{x}_i = anh\left[W_r oldsymbol{x}_{i-1} + W_u oldsymbol{u}_i + oldsymbol{\Omega}_{\mathbf{0}}
ight] - anholdsymbol{\Omega}_{\mathbf{0}}$$

 $oldsymbol{y}_i = W_y oldsymbol{x}_i$

• If u = 0 (zero input) and $x_0 = 0$ (zero initial state), then y = 0 (zero output)



 Alternatively, ZIZO can be obtained using the vanilla RNN equations with the bias terms set to zero

$$\begin{aligned} \boldsymbol{x}_{i} &= \tanh\left[\boldsymbol{b}_{u} + W_{r}\boldsymbol{x}_{i-1} + W_{u}\boldsymbol{u}_{i}\right] \\ \boldsymbol{y}_{i} &= \boldsymbol{b}_{y} + W_{y}\boldsymbol{x}_{i} \end{aligned} \longrightarrow \begin{aligned} \boldsymbol{x}_{i} &= \tanh\left[W_{r}\boldsymbol{x}_{i-1} + W_{u}\boldsymbol{u}_{i}\right] \\ \boldsymbol{y}_{i} &= W_{y}\boldsymbol{x}_{i} \end{aligned}$$

 Issue: This RNN provides a good fit only to circuits whose I-V characteristic is an odd function





RNN for Circuit Simulation

- Transform discrete time RNN model to continuous time
- Hidden states x as node voltages
- Implement differential equation in Verilog-A
 - o Differential Equation:

 $\boldsymbol{x} + \dot{\beta}h\dot{\boldsymbol{x}} = \tanh\left[W_r(\boldsymbol{x} - \alpha h\dot{\boldsymbol{x}}) + W_u(\boldsymbol{u} + \beta h\dot{\boldsymbol{u}}) + \boldsymbol{\Omega}_0\right] - \tanh\boldsymbol{\Omega}_0$

Create current sources

i[1:n] = LHS(x) - RHS(x,u)

Due to KCL, simulator solves for

$$i[1:n]=0$$

Z. Chen et al., 2017 EPEPS





- The behavioral model should preserve the stability of the circuit being represented
- For arbitrary steady-state input u_s and any initial condition, the solution of the differential equation must satisfy

$$\lim_{t\to\infty} \mathbf{x}(t) = \mathbf{x}_s,$$

where x_s is the solution of the static equation

$$\boldsymbol{x}_{\boldsymbol{s}} = \boldsymbol{\sigma}[W_r \boldsymbol{x}_{\boldsymbol{s}} + W_u \boldsymbol{u}_{\boldsymbol{s}} + \boldsymbol{\Omega}_{\boldsymbol{0}}] - \boldsymbol{\sigma}(\boldsymbol{\Omega}_{\boldsymbol{0}})$$

- RNN weights are optimized using stochastic gradient descent
 → introduce a term into the loss function to penalize unstable
 models
 - \circ Penalize positive eigenvalues of $T_0 = W_r + W_r^T 2I$



 Apply previously unencountered stimuli to Verilog-A RNN model of an Active Rail Clamp circuit



Average error less than 2% of peak-to-peak amplitude in all cases



Test case: Encrypted netlist for unknown circuit

- \circ Over 1000 transistors
- 7 voltage inputs, 2 voltage outputs
- Stimuli: 2-level digital input with V_H =5V, V_L =0V, T_{bit} =1ms, t_r = t_f =1ns

Training data generation

- Randomly assign 1 or 0 to each input for each bit (1 ms)
- o Transient circuit simulation with full netlist

Result

- o Basic RNN model
- o Waveform shown at right
- Model Error < 1%</p>
- Simulation Time
 - Netlist 254.5 s
 - RNN 5.7 s





System identification is used to build models for dynamic systems based on the input and output pairs. It solves the black-box problem.

Two general approaches: linear system identification modeling and nonlinear system identification modeling.





• Problem:

- How to predict eye opening at output of receiver when all you can measure the closed eye at the input
- $\circ\,$ How to determine best settings for DFE, CTLE

- Solution: Black box modeling using System Identification
 - \circ Matlab toolbox





 In ARX model, the current output is related to previous delayed inputs and the previous outputs. It doesn't consider white-noise disturbance. The ARX linear model predictor is of the form:

 $A(q)y(t) = B(q)u(t - n_k)$

Where
$$A(q) = 1 + a_1 q^{-1} + \dots + a_{n_a} q^{-n_a}$$

 $B(q) = b_1 + b_2 q^{-1} + \dots + b_{n_b} q^{-n_b+1}$

Usage in Matlab:

>> sys = arx(data,[na nb nc nk])

o data: training data

- o na: is the order of the polynomial A(q)
- \circ nb: is the order of the polynomial B(q) + 1
- o nk: is the input-output delay expressed as fixed leading zeros of the B polynomial



m = arx(ztrain,[2 2 0]); compare(ztest, m);

Description: ztrain: training data **m**: arx model Order of A (how many previous outputs): 2 Order of B (how many previous inputs): 2 **Delay** (delay between input and output): 0 ztest: testing data compare(): test model accuracy in time domain.



AutoRegressive Moving Average

 In ARMAX model, the current output is related to previous delayed inputs, the previous outputs, current and previous white-noise disturbance values. The ARMAX model is more general than the ARX model. The ARMAX linear model structure is shown below:

 $A(q)y(t) = B(q)u(t - n_k) + C(q)e(t)$

Where
$$A(q) = 1 + a_1 q^{-1} + \dots + a_{n_a} q^{-n_a}$$

 $B(q) = b_1 + b_2 q^{-1} + \dots + b_{n_b} q^{-n_b+1}$
 $C(q) = 1 + c_1 q^{-1} + \dots + c_{n_c} q^{-n_c}$

• Usage in Matlab:

>> sys = armax(data,[na nb nc nk])

data is the training data; na is the order of the polynomial A(q), nb is the order of the polynomial B(q) + 1; nc: is the order of the polynomial C(q); nk: is the input-output delay expressed as fixed leading zeros of the B polynomial



ARMAX Model

>> m = armax(ztrain,[2 3 3 0]);
>> compare(ztest, m);

Description:

ztrain: training data m: armax model Order of A (how many previous outputs): 2 Order of B (how many previous inputs): 3 Order of C (previous whitenoise disturbance value): 3 **Delay** (delay between input and output): 0 ztest: testing data compare(): test model accuracy in time domain.





 Nonlinear network autoregressive external moving average input gives best accuracy with a large enough training set







0



Industry-University Cooperative Research Center (I/UCRC) Program

<u>Mission</u>:

- To contribute to the nation's research infrastructure base by developing long-term partnerships among industry, academe and government
- To leverage NSF funds with industry funds to support graduate students performing industrially-relevant research
 <u>Vision</u>:
- To expand the innovation capacity of our nation's competitive workforce through partnerships between industries and universities

40 years of fostering and growing long-term partnerships among industry and academe based on shared value

(Adapted from Hoffman, NSF Assessment Coordinator Introduction, April 25, 2017, CAEML IAB Meeting)



CAEML Industry Members for 2018





CAEML Research Projects (2018)

- Modular Machine Learning for Behavioral Modeling of Microelectronic Circuits and Systems
 - The modularity offered by the behavioral approach will be leveraged to develop mathematical tools for assessing the performance and minimal data requirements for learning a low-complexity representation of the system behavior, one component or subsystem at a time

Intellectual Property Reuse Through Machine Learning

- Recast an analog or full custom digital design from one technology node to another, assuming the same circuit topology
- Behavioral Model Development for High-Speed Links
 - Systematically develop a hierarchy of behavioral models of circuits that have the same accuracy as the transistor-level models, but require 25–50X less CPU time and memory.



- Models to Enable System-level Electrostatic Discharge Analysis
 - ML is used to create ESD models of the system's nonlinear components, as needed for SOA analysis and soft failure prediction. The models are targeted for circuit or hybrid (EM-circuit) simulators.

 Optimization of Power Delivery Networks for Maximizing Signal Integrity

 Develop ML based software to optimize the system output response based on a large set of design factors (control parameters). Co-optimization of the signal path and power delivery network is necessary.

Design Rule Checking with Deep Networks

 Investigate the feasibility of training a deep convolutional network to perform Design Rule Checking (DRC)



Machine Learning for Trusted Platform Design

– Use ML to assess if an IoT system is under attack and develop countermeasures

Machine Learning to Predict Successful FPGA Compilation Strategy

 Produce FPGA compilation recipes that show high success rate and fast compilation time

Causal Inference for Early Detection of Hardware Failure

Use time-series sensor data to detect wear-out of a hardware component, e.g.
 HDD or SSD in a storage array. Longitudinal causal inference techniques will omit redundant covariates or features that might be correlated with the failure but do not help in the prediction task

Applying Machine Learning to Back End IC Design

Utilize surrogate modeling to guide tool setup for a specific design and specific design goals