MATLAB EXPO

Certification of a Flight Control System Implemented on an SoC Bill Potter




Key Takeaways

- 1. Model-Based Design increases productivity for development of certified systems
- 2. A single development environment for System on a Chip
- 3. Qualified tools that span ARP 4754A, DO-178C and DO-254






Certification is Difficult







Solution - Model-Based Design





System Model Development






System Level Architecture Model of Helicopter Flight Controls

System Architecture Components

- Plant Models
- Physical Items
- Digital Hardware Items
- Software Items
- Redundancy




₩






System Requirements to Architecture Traceability








Flight Control Computer Architecture for Xilinx Zynq SoC






Allocation of System Requirements to Software – CPU View








Allocation of System Requirements to Hardware – FPGA View







Plant Models can be used with System Composer Components








Software and Hardware Model Development






DO-178 and DO-254 Processes Using Models






Trace Models to Requirements








Verify Conformance to Model Standards






Perform Formal Analysis on Models







Integrated Requirements, Simulation & Model Coverage Analysis







Test Generation for Missing Coverage

ActuatorLoop * - Simulink		– 🗆 X
SIMULATION DEBUG MODE	ELING FORMAT APPS DESIGN VERIFIER ×	- C C C -
Test Advisor Test Generation	Analyze ActuatorLoop Target Model Model Check Compatibility ANALYZE Check Compatibility ANALYZE Check Compatibility ANALYZE Check Compatibility Configuration Parameters: ActuatorLoop/Configuration (Active) Configuration Parameters Configuratio	
•	Configuration Parameters: ActuatorLoop/Configuration (Active)	X
א א א	c Searchine S	
⇒	Solver Data Import/Export Advanced parameters	
E	Math and Data Types	
	Diagnostics Hardware Implementation	
	Model Referencing Example at cases Simulation Target Example at cases	
	Code Generation Code Generation Code Generation	
positionfeedback Tuned	× HDL Code Constraint	WSE
positionreedback Type(Target	
2 int16	Optioning on Existing coverage data	
positioncommand Type(Siebal Settings Ignore objectives satisfied in existing coverage data	
	Report Coverage data file: C:\Users\bpotter\MATLAB\Projects\HDL_Example_Project\DO_03_ConceptualDesigr Browness	wse
	EDA Tool Scripts	
	OK Cancel Help	o Apply
»		
Ready	88%	FixedStepDiscrete






System Level Simulation






Provide Verified Models from Software (DO-178C) and Hardware (DO-254) Processes back to Systems (ARP 4754)







System Simulation using Design Models








Software and Hardware Implementation





Generate C and VHDL Code and Deploy to SoC








C Code Generation and Traceability Report

🔁 AHRS_voter * - Sim	ulink										
SIMULATION	DEBUG	MODELING	g Forma	AT SYSTEM ON CH	IP APPS	C	CODE	×			
C 🚿	\bigcirc	٢	Code for			*** >≡	$[1]_1$	📄 Open Report 🔻			
mbedded Quick C Code ▼ Start	C/C++ Code Advisor ▼	Settings •	AHRS_voter			Generate Code ▼	View Code		ing Verify Share Code ▼ ▼		
OUTPUT ASSISTANC	E PREPA	ARE		GENERATE CO	DE			RESULTS	VERIFY SHARE		
					📔 Code Generation Repo						
Web Browser - AHRS_voter_c.ht AHRS_voter_contents.html ×					← ⇔ C Find:	ort	🔒 🖑 Mat	tch Caca	_		
<pre> C K Location: EXPO_Project/DO178Software/DO_04_Code/specification/slprj/ert/AHRS_voter/html/AHRS_voter_c.html C case 3: /* Outputs for IfAction SubSystem: '<root>/Mid_Value' incorporates: * ActionPort: '<s3>/Action Port' </s3></root></pre>				Contents Summary Subsystem Report		Traceable Simulink Blocks / Stateflow Objects / MATLAB Functions Root system: <u>AHRS_voter</u>					
8 *					Traceability Report	01	Object Name Code Location				
P9 * Block requirements for ' <root>/Mid_Value':</root>				Static Code Metrics	Report <r< td=""><td colspan="4"><root>/Avg_Value AHRS_voter.c:391, 394, 481 <root>/Defaut AHRS_voter.c:575, 582 <root>/Merge AHRS_voter.c:40, 50, 52, 57, 58, 61</root></root></root></td></r<>	<root>/Avg_Value AHRS_voter.c:391, 394, 481 <root>/Defaut AHRS_voter.c:575, 582 <root>/Merge AHRS_voter.c:40, 50, 52, 57, 58, 61</root></root></root>					
/* MinMax: ' <s3>/ *</s3>					Coder Assumptions		Root>/Mid_Va	AHRS voter.h:82	2, <u>83</u>		
# * Block requirements for ' <s3>/MinMax': * 1. HLR_11: AHRS Voting for Triple Sensors (HelicopterSoftwareRequirements#15)</s3>			Generated Code	Model files AHRS voter.c:84, 89, 92, 93							
<pre>06 */ 07 if (rtu_AHRS1->theta < rtu_AHRS2->theta) { 08 localB->y = rtu_AHRS1->theta; 09 } else { </pre>				AHRS_voter.c AHRS_voter.h [+] Shared files (1)		<root>/Switch Case AHRS voter.c:82, 86, 92, 95, 390, 484, 586 Subsystem: AHRS voter/Avg Value</root>					
· · · ·				[+] Other files (1) Object Name Code Location							
1	MinMax1'						1>/Action Por 1>/Constant		<u>14, 421, 426, 437, 444, 449, 460</u>		
14 * 15 * Block requirements for ' <s3>/MinMax1':</s3>						<u>1>/Gain</u>	<u>AHRS voter.c:25, 466, 469, 4</u> <u>AHRS voter.h:73, 74</u>				
6 * 1. HLR_11: AH 7 */	RS Voting for Trip	Le Sensors (He	elicopterSoftwareReq	urements#15)			5 <u>1>/Sum</u> 51>/Switch		477 407, 408, 409, 410, 411, 413, 414, 418		





C Code Inspection and Formal Analysis





VHDL Code Generation and Traceability Report

🎦 ActuatorLoop - Simulink						
SIMULATION DEBUG	MODELING FORMAT	APPS HDL CO				
	Code for		E Navigate to Code			
Workflow HDL Block HDL Co	de Settings ActuatorLoop	Ge	nerate 📄 Open Report			
Advisor Properties - Adviso		HD	L Code			
SSISTANCE MODELING P	REPARE	GENERATE CODE	REVIEW RESULTS			
ActuatorLoop			$\overline{}$			
🚡 Code Generation Report			– 🗆 X	🛅 Code Generation Report		-
누 🔶 Find:	🖓 🖓 Match Case			< 🔶 🧟 Find:	🔐 🦆 Match Case	
Contents	<pre>392 kconst_7 <= X"baafa2f0"; 393</pre>		^	Contents	Root system: ActuatorLoop	
Summary	<pre>394 kconst 8 <= X"3a83126f";</pre>			Summary		
Clock Summary	395 — 396 —— <root>/Integrator1</root>			Clock Summary Code Interface Report	Object Name	Code Location
Code Interface Report	397			Traceability Report	<root>/positionfeedback</root>	ActuatorLoop.vhd:47
Traceability Report	398 399 Block requirements for ≤R	Root>/Integrator1			<root>/positioncommand</root>	ActuatorLoop.vhd:51
	400 <u>1. HR 3: Hydraulic Actua</u>	ator Loop Control (HelicopterHa	rdwareRequirements#8)		<root>/Gain</root>	ActuatorLoop.vhd:248, 251
	401 Integrator1_reg_process : PR 402 BEGIN	.OCESS (clk)			<root>/Gain1</root>	ActuatorLoop.vhd:289, 292
	403 IF clk'EVENT AND clk = '1'	THEN		Generated Source Files	<root>/Gain2</root>	ActuatorLoop.vhd:237, 240
Generated Source Files	404 IF reset_x = '1' THEN 405 Integratorl x reg <= X'	:"00000000":		nfp add single.vhd	<root>/Gain3</root>	ActuatorLoop.vhd:259, 262
nfp_add_single.vhd	406 ELSIF enb = '1' THEN			nfp relop single.vhd	< <u>Root>/Integrator</u>	ActuatorLoop.vhd:421, 424
nfp_relop_single.vhd	407 Integrator1_x_reg <= In 408 END IF;	ntegratorl_u_add;			< <u>Root>/Integrator1</u>	ActuatorLoop.vhd:396, 399
nfp relop single block.vhd	409 END IF;			nfp_relop_single_block.vhd	<root>/Saturation</root>	ActuatorLoop.vhd:438, 441
	410 END PROCESS Integrator1_reg_1 411	process;		nfp_convert_sfix_16_En0_to_s.v	< <u>Root>/Scaling</u>	ActuatorLoop.vhd:215, 218
nfp_convert_sfix_16_En0_to_s.vhd	412			nfp_convert_single_to_sfix_1.vh	< <u>Root>/Scaling1</u>	ActuatorLoop.vhd:194, 197
nfp_convert_single_to_sfix_1.vhd	413 Upperlimit_out <= X"3e99999a 414			nfp_sub_single.vhd	<root>/Scaling2</root>	ActuatorLoop.vhd:355, 358
	415 Lowerlimit_out <= X"be99999a 416	." 7		nfp mul single.vhd	<root>/TypeConversion1</root>	ActuatorLoop.vhd:205, 208
nfp_sub_single.vhd	410			ActuatorLoop.vhd	<root>/TypeConversion2</root>	ActuatorLoop.vhd:184, 187
	417			Actuator Loop.vilu		
nfp_mul_single.vhd	417 418 Switchl_out <= suml_outl WHE	N UpperRelop_out = '0' ELSE			<root>/TypeConversion3</root>	ActuatorLoop.vhd:366, 369
nfp_mul_single.vhd	417 418 Switchl_out <= suml_outl WHEN 419 Lowerlimit_out; 420	<pre>N UpperRelop_out = '0' ELSE</pre>		Referenced Models	< <u>Root>/TypeConversion3</u> < <u>Root>/sub1</u>	ActuatorLoop.vhd:366, 369 ActuatorLoop.vhd:226, 229
nfp_sub_single.vhd nfp_mul_single.vhd ActuatorLoop.vhd Referenced Models	417 418 Switchl_out <= suml_outl WHEN 419 Lowerlimit_out;	N UpperRelop_out = '0' ELSE				






Hardware and Software Testing






Host-Based Software In-The-Loop and Co-Simulation Testing







Target-Based Processor and FPGA In-The-Loop Testing







Alternate Hardware Testing Methods Using Test Benches

• Simulation cases and Simulink Design Verifier cases are exported to Test Benches


Configuration Parameters: ActuatorLoop/Configuration (Active)									
Q Search	_								
Solver	Test Bench Generation Output					•			
Data Import/Export Math and Data Types	HDL test bench								
 Diagnostics 	Cosimulation model								
Hardware Implementation	SystemVerilog DPI test bench								
Model Referencing Simulation Target	Simulation tool: Mentor Graphics Modelsi	m 💌	HDL code coverage						
 Code Generation 									
► Coverage	Configuration								
▼ HDL Code Generation	Test bench name postfix:	_tb							
Target Optimization	✓ Force clock								
Floating Point	Clock high time (ns):	5							
Global Settings	Clock low time (ns):	5							
Report	Hold time (ns):	2							
Test Bench		8							
EDA Tool Scripts -	Setup time (ns):	0				•			
			OK Cancel	Help	Ap	oply			





Alternate Hardware Testing Methods using Universal Verification Methodology (UVM)

Simulation cases and Simulink Design Verifier cases are exported to UVM



Generate UVM Test Bench


Generate a UVM test bench from this Simulink model, specifying the paths to the DUT, sequence, and scoreboard subsystems.

uvmbuild('hdlv_uvmbuild/DUT','hdlv_uvmbuild/Sequence','hdlv_uvmbuild/Scoreboard');





Qualified Tools 🗸





User Stories and Examples

DO Qualification Kit (for DO-178) — Examples

Tool Qualification

DO-178C Simulink Project Template



Helicopter Flight Control: A Model-Based Design Example for DO-178C an...

Demonstrates the use of the DO-178C project template in a helicopter flight control project.

MATLAB EXPO

Airbus Develops Fuel Management System for the A380 Using Model-Based Design



Challenge

Develop a controller for the Airbus A380 fuel management system

Solution

Use MATLAB, Simulink, and Stateflow for Model-Based Design to model and simulate the control logic, communicate the functional specification, and accelerate the development of simulators

Results

- Months of development time eliminated
- Models reused throughout development
- Additional complexity handled without staff increases

Airbus A380, the world's largest commercial aircraft.

"The Simulink and Stateflow models enabled us to validate requirements early and communicate the functional specification to our suppliers, complementing the written requirements in conformance with ARP 4754."

BAE Systems Delivers DO-178B Level A Flight Software on Schedule with Model-Based Design

Challenge

Develop flight-critical software for a midsized business jet in compliance with DO-178B Level A standards

Solution

Use Model-Based Design to model the software and systems, run simulations with customer-provided test vectors, trace requirements to model elements, and generate 200,000 lines of certified code

Results

- Development efficiency doubled
- Certification schedule maintained
- Communication between teams facilitated



Airbus

Primary flight control computers from BAE Systems.

"When we generated code from our Simulink models with Embedded Coder, the team we handed it off to knew it was gold—that it was debugged and fully met the requirements—because we had run it through the Simulink test vectors supplied by our customer. That was a huge advantage on this program." Maria Radecki BAE Systems



Conclusion

- Model-Based Design increases productivity for development of certified systems
- A single development environment for System on a Chip
- Qualified tools that span ARP 4754A, DO-178C and DO-254
- Whether you are a systems engineer, software engineer or hardware engineer, you can deploy Model-Based Design on your certification project





Learn More

- ARP 4754 Solutions Page
 - <u>https://www.mathworks.com/solutions/aerospace-defense/standards/arp-4754.html</u>
- DO-178 Solutions Page
 - <u>https://www.mathworks.com/solutions/aerospace-defense/standards/do-178.html</u>
- DO-254 Solutions Page
 - <u>https://www.mathworks.com/solutions/aerospace-defense/standards/do-254.html</u>
- DO Qualification Kit
 - <u>https://www.mathworks.com/products/do-178.html</u>



