




# Model-Based Design for Medical Applications using HDL Coder

Rob Reilink, M.Sc Ph.D




# DEMCON

# DEMCON Profile




HIGHTECH SYSTEMS



INDUSTRIAL SYSTEMS & VISION



MEDICAL SYSTEMS



OPTOMECHATRONIC SYSTEMS



EMBEDDED SYSTEMS





6 locations

- Established in 1993 (25 yr)
- ~ 500 employees
- ~ €50M turnover
- >10 year experience with Model-Based Design




From early idea through to product

# Model-based design @ DEMCON




# Use case: precision cut surgical instrument





- Piezo actuator driven by adjustable sine wave
- Class-D power amplifier for energy efficiency
- Business case: more compact, more energy-efficient, more flexible

# Frequency domain behavior of a piezo actuator



- Piezo actuator needs to be driven at its resonance frequency ( $\sim 40\text{kHz}$ )
- Adjust frequency to achieve  $0^\circ$  phase difference between voltage and current

# Frequency domain behavior of a piezo actuator




- Phase-locked loop is used to control piezo frequency


# Challenges

- Uncertainty in piezo actuator behavior
  - Product variations
  - Interaction with tissue
  - Desired behavior for optimal cutting
- Short development time
- Reliable PLL stability / locking
- More complicated control & signal processing
- High loop frequency

Need for testing using actual actuator on tissue!



# Use case: precision cut surgical instrument high-level model






# From reference implementation to FPGA: fixed point


- High-level (golden reference) model designed by Mechatronic System Engineer
- Fixed-point conversion
- 'Sine Wave Function' blocks replaced by 'Sine and Cosine HDL Optimized' blocks
- Trigonometric block `<atan2>` replaced by CORDIC-based four quadrant inverse tangent Matlab function
- Target low-cost Xilinx Artix-7 FPGA (no SoC required)

# Model-based design verification: FPGA model vs reference




# HDL Coder Workflow

- fixed-point conversion
- floating-point support
- discrete-time
- HDL supported blocks
- oversampling factor
- workflow advisors




# HDL Coder timing analysis, critical path




- Very useful feature to find computational bottle-necks
- In our case: sine & cosine computation

# HDL Coder Pipelining





Lesson learned:  
automatic delay  
balancing is great  
for complex signal  
path applications

InputPipeline	4
OutputPipeline	7
SharingFactor	0
StreamingFactor	0



# HDL Coder Resource Sharing



InputPipeline 0  
 OutputPipeline 0  
 SharingFactor 3  
 StreamingFactor 0

OK Cancel Help Apply

Lesson learned:  
 Automatic resource sharing is a very powerful and flexible feature.

Sample Time Legend

share\_multiplier gm\_share\_multiplier

**Sample Times for 'gm\_share\_multiplier'**

Color	Annotation	Description	Value
Red	D1	Discrete 1	0.00033333
Green	D2	Discrete 2	0.001
Yellow	H	Hybrid	Not Applicable

Print Help

# From reference implementation to FPGA: floating point

- For the final implementation: use of floating point
- Model synthesizable within few days
- Only minor adaptations required: single precision datatypes and non-HDL blocks replaced
- IEEE (native) floating point support for all trigonometric & math blocks (sin, cos, sincos, atan, atan2)

	Fixed point	Floating point
LUTs	10k	25k
DSP slices	50	100
Development time	~1 week	~1 day

~2x more resources  
~5x less development effort

# Achievements

- Early prototype with limited development effort
- Energy-efficient piezo actuator
- Cost-efficient by incorporating controller in the existing FPGA
- Reliable PLL operation
- Fast iterations using HDL coder



# Conclusions

- Less chances of coding errors due to high-level implementation
- Improves collaboration between FPGA engineers and other disciplines (system engineers)
- Resource sharing & pipelining optimizations are much easier as compared to bare VHDL coding
  - Only setting appropriate numbers / check boxes instead of re-implementing
- Native floating point support speeds up transition from high-level model to implementation
  - No / less need to worry about data types
  - Good support of a.o. trigonometric functions
  - Same model for 'high level' simulations and for FPGA code generation

→ Current project status: alpha-phase hardware validation