DO Qualification Kit와 모델기반 설계를 이용한 항공 Software 개발

이승현, 현대자동차







Introduction to Organization and Business

- Advanced Air Mobility is new concept in aviation
- AAM \subset UAM(Urban) + RAM(Regional)
- Benefits of AAM
 - **Reduced commute times:** significantly reduce commute times, especially in congested urban areas
 - Increased access to rural areas: make it easier for people to access rural areas, which are often underserved by traditional transportation options
 - **Improved air quality:** electric propulsion system, so they produce zero emissions
 - Increased safety: expected to be safer than traditional aircraft, thanks to their advanced safety features and autonomous flight systems

Hyundai Motors Company AAM Division





Overview

Development of Avionics SW using DO Qualification Kit and Model Based Design

- What DO-178C/331 Standards
- Why Model Based Design
- DO Qualification Kit
- SW Development Infrastructure

- Process with DO Qualification Kit and MBD
 - Requirement
 - Model Architecture
 - Model Static Analysis
 - Model Dynamics Analysis
 - Code Generation
 - Code Verification
 - SIL/PIL Test
 - Tool Qualification
 - Strategy of Continuous Integration/Deployment

DO-178C/331 Standards

DO-178C : Software Considerations Airborne Systems and Equipment Certifications DO-331 : Model-Based Development and Verification Supplement to DO-178C

5.2.1

5.2.2

- RTCA published : RTCA(Radio Technical Commission for Aeronautics) is a United States non-profit organization that develops technical guidance for use by government regulatory authorities and by industry
- Primary document by which the certification authorities such as FAA, EASA to approve all commercial software-based aerospace systems
- Guideline = Process + Objective + Activity + Output
 - each process presents the objective to be achieved. as the process, it presents proper activities to achieve this objective







Software Design Process Process

The high-level requirements are refined through one or more iterations in the software design process to develop the software architecture and the low-level requirements that can be used to implement Source Code.

Software Design Process Objectives Objective

The objectives of the software design process are:

- a. The software architecture and low-level requirements are developed from the highlevel requirements.
- b. Derived low-level requirements are defined and provided to the system processes, including the system safety assessment process.

Software Design Process Activities Activity

The software design process inputs are the Software Requirements Data, the Software Development Plan, and the Software Design Standards. When the planned transition criteria have been satisfied, the high-level requirements are used in the design process to develop software architecture and low-level requirements. This may involve one or more lower levels of requirements.

Output The primary output of the process is the Design Description (see 11.10) which includes the software architecture and the low-level requirements.

DO-178C/331 Standards

- The software level of a software component, also known as the Design Assurance Level(DAL), is based upon the contribution of software to potential failure conditions as determined by the system safety assessment process
- As the software level, Objective to accomplish is different (Level A : MC/DC 100%)

Software Level	Failure condition
Level A	Catastrophic - Failure may cause deaths, usually with loss of the airplane
Level B	Hazardous - Failure has a large negative impact on safety or performance, or reduces the ability of the crew to operate the aircraft due to physical distress or a higher workload, or causes serious or fatal injuries among the passengers.
Level C	Major - Failure significantly reduces the safety margin or significantly increases crew workload. May result in passenger discomfort (or even minor injuries).
Level D	Minor - Failure slightly reduces the safety margin or slightly increases crew workload. Examples might include causing passenger inconvenience or a routine flight plan change.

	Objective	Applicability by 50 Software Level				Output		Control Category by Software Level					
	Description	Ref	Ref	Α	В	С	D	Data Item	Ref	Α	В	С	D
1	Test procedures are correct.	<u>6.4.5.b</u>	6.4.5	•	0	0		Software Verification Results	<u>11.14</u>	2	0	0	
2	Test results are correct and discrepancies explained.	<u>6.4.5.c</u>	6.4.5	•	0	0		Software Verification Results	<u>11.14</u>	2	2	2	
3	Test coverage of high-level requirements is achieved.	<u>6.4.4.a</u>	6.4.4.1	•	0	0	0	Software Verification Results	<u>11.14</u>	0	0	0	0
4	Test coverage of ow-level requirements is achieved.	<u>6.4.4.b</u>	6.4.4.1	•	0	0		Software Verification Results	<u>11.14</u>	2	2	2	
5	Test coverage of software structure (modified condition/decision coverage) is achieved.	<u>6.4.4.c</u>	6.4.4.2.a 6.4.4.2.b 6.4.4.2.d 6.4.4.3	•				Software Verification Results	<u>11.14</u>	2			
6	Test coverage of software structure (decision coverage) is achieved.	<u>6.4.4.c</u>	6.4.4.2.a 6.4.4.2.b 6.4.4.2.d 6.4.4.3	•	•			Software Verification Results	<u>11.14</u>	2	0		
7	Test coverage of software structure (statement coverage) is achieved.	<u>6.4.4.c</u>	6.4.4.2.a 6.4.4.2.b 6.4.4.2.d 6.4.4.3	•	•	0		Software Verification Results	<u>11.14</u>	2	2	2	

Table A-7 Verification of Verification Process Results

Why Model Based Design - Traditional design flow



Traditional design flow

1. Requirement and Specifications – Systems engineers define functional requirements and interface specifications on different components of the design.

2. Design - Design engineers, sometimes working in many separate teams, create models of the system components

3. Implementation - The models created by the design engineers are realized in the physical world. This includes software engineers writing embeddable code for algorithms created by the design engineers

4. Test and Verification - The different system components are tested, as is the overall design, to ensure their function as expected

Some common issues

- Communication between teams
 - Design and interface specifications are commonly in a written document that must be read and understood by design engineers
- Recreation of work
 - Software engineers might have to rewrite an algorithm that a design engineer has been using
- Problems found late in design process
 - If a problem exists due to integration of components, it is not discovered until the testing phase of the design cycle

Why Model Based Design - 4 key features





Design Software Systems Engineer Engineer Engineer

Implementation with Automatic Code Generation



DO Qualification Kit

- DO Qualification Kit = Qualified tools + 3 elements for Tool Qualification(documentation, test cases, procedures)
- Tool qualification have to be done every project, and an error in the tool may have a negative impact on software functionality if the tool inadequately performs its intended functions. In order to avoid this risk and to ensure the integrity of the tool functionality. the tool should be developed and verified using adequate processed



SW Development Infrastructure

implemented



<u> R » м » мv » сс » сv</u> Requirement - Adequate High-Level Requirement

In DO-331 Model Based Design, definition about two type requirements

For the purpose of this supplement, the term "high-level requirement" refers to either of the following:

HLR

LLR = Design Model

- Any requirement contained in a Specification Model.
- Any requirement from which a Design Model is developed.

For the purpose of this supplement, the term "low-level requirement" refers to:

Any requirement contained in a Design Model

- Condition of ideal HLR
 - Aspect of developer : is this HLR adequate to implement model?
 - Aspect of verifier : is this HLR adequate to extract test vector?
- It is difficult to write adequate HLR at once
 - It need to be completed through the iteration
- DO-331 standard require to make the document
 - SRStd(Software Requirement Standard)



> R > M > MV > CG > CV >

Requirement – Model Hierarchy and Requirement Format



- Example : (A Model) (shall) (change) (the operation mode) (according to the system mode and the previous operation mode) (If the system mode input is not defined, the operation mode shall maintain the previous mode)
- Requirements should be written about the functions that the function group should have. and then developer have to Implement unit models based on these requirements from its function group
- It should be clearly written to identify input and output name and the unit model should be designed using same name
- It should be written about interface requirement including min/max range, data type, unit and resolution

MATLAB EXPO

እ м እ мv እ сд እ сv

Requirement - Link design and tests



Model Architecture – Concurrent Development within team

╋

• For Concurrent Development individually within the team

CV

Simulink Project

CG

MV

Data Dictionary

key Considerations

- Componentization
 - Model (function group model, unit model)
 - Data Dictionary (private, shared)
 - Requirement
- Commonization
 - Which model to make Library
 - Shared interfaces (bus signal)
- Common environment management
 - How to organize Simulink Projects with referencing projects
 - How to manage code-gen and cache folders
 - How to make collaborative workflow on a project



Model Architecture – Simulink Project + Data Dictionary

CV

- Why use Simulink Project
 - Projects can promote more efficient team work and individual productivity by helping you

CG

- Find all the files that belong with your project
- Create standard ways to initialize and shut down a project (*.mat, DB)
- Create, store, and easily access common operations
- View and label modified files for peer review workflows
- Share projects using built-in integration with Git[™], external source control tools
- Important file and folder organization

ΜV

- Why use Data Dictionary
 - Data organization
 - Tight Connection to Simulink model
 - Separate model's global design data from other data
 - Partition and share data via referenced dictionaries
 - Change tracking workflow
 - Change detection, last modified
 - Integration with file-based CM system and Simulink Projects

-		DO_01_Planning	✓ ⊡	
1	+	checklists	✓ ☐	MB.11.3 SVP
1	+	plans	✓ 📴	
	+	standards	✓ 📴	
-		DO_02_Requirements	✓	
L	+	specification	✓	MB.11.21 TD, MB.11.9 S
	+	verification_results	✓ 📴	MB.11.14 SVR, MB.11.2
		DO_03_Design	Image: A start and a start and a start a st	
	-	Actuator_Control	✓	
		specification	✓	MB.11.10 SDD, MB.11.2
L		🖃 📊 data	✓ ¹ / ₂	
		DD_Actuator_Control.sldd	×	
L		🖺 localDD_Actuator_Control.m	¥	
		🗉 📙 documents	✓	
		📓 Actuator_Control.slmx	×	
		🚹 Actuator_Control.slx	√ ∧	
		၍ open_Actuator_Control.m	×	
		test_cases	✓ 📴	MB.11.13 SVCP, MB.11
		🗄 📊 HLR	✓	
		🗄 🔄 LLR	✓ 📴	
		verification_results	✓	MB.11.14 SVR, MB.11.2
	+	AHRS_Voter	✓	
	+	common	✓ 📴	
	Ŧ	Flight_Control	✓	
	Ŧ	InnerLoop_Control	✓ 📴	
	Ŧ	OuterLoop_Control	✓	
	+	sample_model	×	
-		DO_04_Code	✓ 📴	
	+	specification	✓	MB.11.11 SC, MB.11.12
	+	verification_results	✓	MB.11.14 SVR, MB.11.2
-		DO_05_Artifacts	✓ ¹ / ₂	
	+	MB_11_15_SECI	✓	MB.11.15 SECI
1	+	MB_11_16_SCI	✓ []	MB.11.16 SCI
1	+	MB_11_17_PR	✓	MB.11.17 PR
1	+	B_11_18_SCMR	✓ 🚰	MB.11.18 SCMR
1	+	MB_11_19_SQAR	✓ 📴	MB.11.19 SQAR
1	+	MB_11_20_SAS	✓	MB.11.20 SAS
1	+	MB_11_22_PDIF	✓ 📴	MB.11.22 PDIF
+		DO_06_ToolQualification	✓ [=]	

Best practice file/folder Organization (Helicopter Flight Control MBD Example)

Model Architecture – Considerations of Unit-level Model

CV

CG

MV



Model Architecture - Model Reference Features

CV

Why Unit-Level Models should be Model Reference

CG

Mν

- Traceability : model references are atomic, meaning they can provide traceability between the model and the generated code
- Reusability : referenced model is forced to be completely selfreliant so it is easy to reuse
- Unit Testing : referenced model behaves the same way during a standalone simulation as it does when referenced from a parent simulation



• **Source Control** : model is stored in a separate file, this allows for concurrent development, as well as the ability to independently keep separate versions of each component

-> as the model has changed, it need less regression test.

- Model Guideline about interface: an important aspect of model reference is that they cannot propagate signal properties across their boundaries. This is different from subsystems, which do allow signal property propagation.
 - -> As DO-331 standard, interface of unit models must be defined by specific properties. If the wrong data type is transmitted through signal propagation in the previous model, it can be found. but subsystem can't

Model Architecture - Modeling Standard

CG

Mν

 Why need Modeling Standard : when multiple people works on the same project, you may find inconsistencies among their modeling styles. For increased consistency, you may find it helpful to enforce model standard on all models within a project

CV

Performance

Check under Code Generation Efficiency can help identify modeling constructs that decrease the efficiency of the generated code.

Accuracy

There is a check under Simulation Runtime Accuracy Diagnostics that ensures data store memory read/write diagnostics are enabled

Predictability

The Managing Library Links And Variants checks can find disabled library links in your model, thus helping to ensure that your library reference blocks behave as you expect

Consistency

The Requirements Consistency Checking task helps ensure requirement links match up with the requirement documents



Model Architecture – Example of Model Standard

CV

ΜV

R

Μ

CG

>>

Description Provide design Notes • Specifying th - Detection - Code opt - Design m - Fixed-poi • Specified de design range and maximum ERT-based t • Ranges for b ignores range	min/max information for root-level Inport blocks to specify the input interface ranges. he range of Inport blocks on the root level enables additional capabilities ^[a] Examples in n of overflows through simulation range checking. timizations using Embedded Coder [®] . nodel verification using Simulink Design Verifier™. int autoscaling using Fixed-Point Designer™. sign ranges are used by Embedded Coder to optimize the generated code. To use the es for optimization, select configuration parameter Optimize using the specified mini
 Notes Specifying the period Detection Code opt Design mean Fixed-point Specified de design range and maximume ERT-based to ignores range 	he range of Inport blocks on the root level enables additional capabilities ^[a] Examples in n of overflows through simulation range checking. timizations using Embedded Coder [®] . nodel verification using Simulink Design Verifier™. int autoscaling using Fixed-Point Designer™. sign ranges are used by Embedded Coder to optimize the generated code. To use the es for optimization, select configuration parameter Optimize using the specified mini
idnores rand	um values. This configuration parameter is applicable only when the System target fintarget. bus-type Inport blocks are specified with the bus elements of the defining bus object. S
Rationale Support precise	e specification of the input interface
Model Advisor Checks Check for root I	(poorts with missing range definitions (Simulink Check)
Model Advisor Checks Check for root I	nports with missing range definitions (Simulink Check)

Referencing from DO-331 Standard

Model Static Analysis - Simulink Checks(Model Advisor)

CV

Improve the consistency, clarity, and readability of your models

CG

ΜV

M

- Identify model settings, blocks, and block parameters that affect simulation behavior or code generation



MATLAB EXPO

Model

Conform

M NV CG CV

Model Static Analysis – Example of MAB Guideline

• Example of MAB guideline : db_0132: Transitions in flow charts

Sub ID b

R

In a flow chart, the condition shall be positioned on a horizontal transition line and the condition action shall be positioned on a vertical transition line.



flow chart

- → Condition: Horizontal transition
- \rightarrow Action: Vertical transition

MATLAB EXPO

Model

Conform

Model Static Analysis – Simulink Design Verifier

CV

CG

- **Objective : Design error detection**
 - Dead logic ٠
 - Integer or fixed-point data overflow

ΜV

Division by zero •

Μ

- Out of bound array access
- Data store access violations
- Specified block input range violations •







» MV » CG » CV

Model Dynamics Analysis – Requirement Based Test

- Workflow of Requirement Based Test
 - 1. Analysis requirement

Μ

- Identify requirement type (related to time or logical)
- Find input and output correspond to model (if enumeration type, find mapped numerical variables)
- Estimate expected output and set the baseline (pass/fail)
- if not enough, find addition documents(ex: SDD)
- 2. Make test harness model
 - · Choose & make adequate test input to get (test sequence, excel, etc.)
 - Define inputs and assessments based on logical, temporal conditions
- 3. Run and evaluate test result via Test Manager
 - Author, execute, manage test suites(test cases)
 - Review, export, report
 - Collect model coverage







 $R \gg M \gg MV \gg CG \gg CV$

Model Dynamics Analysis – Model Coverage



- Model coverage is indicator to confirm that sufficient tests have been performed
- DO178C/331 require to specific model coverage according to software level
- Measure model coverage, if not enough coverage
 - Reanalysis the requirement and extract more test vector
 - Identify derived requirement and extract test vector
 - Check dead logic and modify the model
- Execution Coverage (EC)
- Decision Coverage (DC)
- Condition Coverage (CC)
- Modified Condition/Decision Coverage (MCDC)

						Ve	eri
Summary					- 1	Madal	
Model Hierarchy/Complexity		Test 1				Iviodei	
		Decision	Condition	MCDC	Execution		_
1. <u>sldemo_clutch</u>	16	75%	100%	100%	100%		
2 Friction Model		NA	NA	NA	100%		
3 Friction Mode Logic	11	67%	100%	100%	100%		
4 Break Apart Detection	1	100%	100%	NA	100%		
5	1	100%	100%	100%	100%		
5		NA	NA	NA	100%		
7	1	100%	100%	NA	100%		
<u>Lockup FSM</u>	9	50%	100%	NA	100%		
9 <u>Requisite Friction</u>		NA	NA	NA	100%		
10 <u>Locked</u>	2	100%	NA	NA	100%		
11 <u>Unlocked</u>	2	100%	NA	NA	100%		



MATLAB EXPO

Requirements



Code Generation

- Consideration of code generation
 - Process and Scripts need to allow models developed through multiple developers to generate code with the same code generation configuration
 - Process need to apply the suitable code configuration when the target has changed - multiple target
 - Even if the config file is changed by the developer's mistake, you need to keep the reference file separately and keep the code-gen consistency to connect the config file when executing the code generation script







Multiple target

R > M > MV > CG > CV >

Code Verification – Code Inspector

- Simulink Code Inspector provides detailed model-tocode and code-to-model traceability analysis. It generates functional equivalence and traceability reports that you can submit to certification authorities to satisfy DO-178 software coding verification objectives
- Code Inspection workflow
 - 1. Code inspection compatibility check via model advisor
 - 2. Generate code from model
 - 3. Inspect code and review inspection results
 - 4. Generate code inspection and traceability matrix
 - 5. If failed, check model pattern and code generation config

nitialize tep ification Details Model Model	Verified Verified Results objects v	- - s:Faile	ed to verify
ification Details Model Model	Verified n Results objects v	- s:Faile	ed to verify
ification Details Model Model	n Results objects v	s:Faile	ed to verify
Details Model Model	objects v	with sta	
Model Model	objects v	with sta	
Model Model	obiocto v	nun ora	tus Verified : 40
Madal	objects #	vith sta	tus Partially processed : 0
Failed to verify Model Model			tus Unable to process : 0
			tus Failed to verify : 2
	Didido		
			Lines of code with status Ventied : 2
slcidemo_roll_initialize			Lines of code with status Pantainy processed . 0
			Lines of code with status Failed to verify : 0
			Lines of code with status Verified : 21
slcidemo_roll_step			Lines of code with status Partially processed : 0
		veniy	Lines of code with status Unable to process : 0
			Lines of code with status Failed to verify : 5
e Usage	Results	: Verif	fied
e Usage	Results	: Verif	Lines of code with status railed to verify : 5
	Status	Detail	s
nitialize	Verified	Funct	tion does not have one to conserve which is dealerstices.
	Model ification hitialize tep • Usage	Model objects v ification Results Status hitialize Verified tep Failed to Usage Results Status hitialize Verified	Model objects with sta ification Results : Fail Status hitialize Verified tep Failed to verify Usage Results : Verified Status Detail

Temporary variables with status

slcidemo roll step

Verified

Code Verification – Bug Finder and Code Prover

CV

MV

М

CG

- Bug Finder checks compliance with coding rule standards such as MISRA C®, MISRA C++, AUTOSAR C++14, CERT® C, CERT C++, and custom naming conventions. It generates reports consisting of bugs found, code-rule violations, and code quality metrics, including cyclomatic complexity.
- Polyspace Code Prover[™] proves the absence of overflow, divide-by-zero, out-of-bounds array access, and certain other run-time errors in C and C++ source code. It produces results without requiring program execution, code instrumentation, or test cases



MATLAB EXPO

Code

Conform



Tool Qualifications

- Tools can assist software development to analyze and potentially improve system safety by the automation of the activities performed and by predictably performing functions that may be prone to human error.
- However, an error in the tool may have a negative impact on software functionality if the tool
 inadequately performs its intended functions. In order to avoid this risk and to ensure the integrity
 of the tool functionality. the tool should be developed and verified using adequate processed.



Tool Qualification Plan (TQP) Tool Operational Requirement (TOR) Test Procedure and Test Cases (TCP)

- Tool qualification workflow
 - 1. Provide certification authorities with a Tool Qualification Plan
 - 2. Document Tool Operational Requirements
 - 3. Verify that the tool satisfies Tool Operational Requirements using Test Procedure and Test Cases
 - 4. Provide traceability between model objects, generated code, and model requirements
 - 5. Provide certification authorities with Tool Qualification Results

Relation between DO Qualification Kit and Life Cycle Data

- To comply standard, need to prepare 23 artifacts
 - The blue artifacts directly related in Mathworks DO Qualification Kit with MBD process

Planning Process

- MB11.1 Plan for Software Aspects of Certification(PSAC)
- MB11.2 Software Development Plan
- MB11.3 Software Verification Plan
- MB11.4 Software Configuration Management Plan
- MB11.5 Software Quality Assurance Plan
- MB11.7,8 Software Requirements, Design and Code Standards
- MB11.23 Software Model Standard(Only MBD)

Development Process

- MB11.9 Software Requirements Data
- MB11.10 Software Design Description
- MB11.11 Source Code
- MB11.12 Executable Object Code
- MB11.22 Parameter Data Item File
- MB11.21 Trace Data

Verification Process

- MB11.13 Software Verification Cases and Procedures
- MB11.14 Software Verification Results
- MB11.17 Problem Reports
- MB11.21 Trace Data
- Software Quality Assurance Process
- MB11.19 SQA Records

- SW Configuration Management Process
 - MB11.18 Software Configuration Management Records
 - MB11.17 Problem Reports
 - MB11.16 Software Configuration Index
 - MB11.15 Software Life Cycle Environment Configuration Index
- Certification Liaison Process
 - Software Accomplishments Summary
 - MB11.1 PSAC
 - MB11.16 Software Configuration Index

Strategy of Continuous Integration/Deployment

- Need to setup strategy about applying CI/CD
 - all process are not able to be accomplished at once
 - considering team organization situation (ex: after code gen.)
 - how much automate and which process have to review manually
- Jenkins call MATLAB script to execute each process





PROCESS	CODE	DESCRIPTION	TRIGGERD BY	ARTIFACTS	DEPENDENCY/ERROR COUNTI	EF				RETR	ЈИ ТС)		REMARKS
REQ DEV	A0													
	BO	Model Reference < 🗕 🗕		+	+		- 1							
SE WODEL DEV	B1	Harness Model, Test Vector												
				analysis report			I							
STATIC ANALYSIS	_CO	dead_logic_rup-time_error_	Model pushed to git repository	(derived_requirements)		_ <u>A0</u>	B()						+ -	 · •
STATIC ANALTSIS		model guidelines		analysis report										
	C1	(include SLCI compatibility)	C0-PASS	(model modification)	guidelines rule configuration		B0	(0					
				analysis report										
DITAMIC ANALISIS	D0	Requirement based Test	C1-PASS	(pass/fail, coverage)	model, harness and test vector	A0	B0	B1* (0	21				B1 Only, if missing coverage
					model configuration and									
CODE GENERATION	EO	Code Generation	D0-PASS	generated code	parameters		B0		(21				
	F0	Code Inspection	E0-PASS	inspection report			B0	(0	C1 D	0 E0			
				analysis report										
	F1	Equivalance Test (SIL)	F0-PASS	(code coverage)			B0	(20*	C1* D	0* E0*	*		(*): Not required, but recommended
	-	Equivalance Test (PIL)												
CODE VERIFICATION				analysis report										
	F2	Polyspace Bug Finder	F1-PASS	(MISRA, defects, CERT-C)			B0*	(0	C1 D	0 E0			(*): justification: comments at models
				analysis report										red, green: model modification
	F3	Polyspace Code Prover	F2-PASS	(run time errors: g/o/r/gr)			B0*	(0	C1 D	0 E0	F0 F	1	(*): orange, green: justification

Test Author

Thank you



© 2023 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See *mathworks.com/trademarks* for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.