MATLAB EXPO 2019

FPGA, ASIC, SoC 개발을 위한 모델 기반 설계 도입 방안







Agenda

Why Model-Based Design for FPGA, ASIC, or SoC?

- How to get started
 - General approach collaborate to refine with implementation detail
 - Re-use work to help RTL verification
 - Hardware architecture
 - Fixed-point quantization
 - HDL code generation
 - Chip-level architecture
- Customer results



FPGA, ASIC, and SoC Development Projects



67% of ASIC/FPGA projects are behind schedule

Over 50% of project time is spent on verification

75% of ASIC projects require a silicon re-spin









84% of FPGA projects have non-trivial bugs escape into production

Statistics from 2018 Mentor Graphics / Wilson Research survey, averaged over FPGA/ASIC



Many Different Skill Sets Need to Collaborate





SoC Collaboration with Model-Based Design





Agenda

- Why Model-Based Design for FPGA, ASIC, or SoC?
- How to get started
 - General approach collaborate to refine with implementation detail
 - Re-use work to help RTL verification
 - Hardware architecture
 - Fixed-point quantization
 - HDL code generation
 - Chip-level architecture
 - Customer results



General Approach: Use the Strengths of MATLAB and Simulink



- Large data sets
- Explore mathematics
- ✓ Control logic
- Data visualization





- Parallel architectures
- Timing
- Data type propagation
- Mixed-signal modeling

Partition Hardware-Targeted Design, System Context, Testbench

Algorithm Stimulus	Hardware Algorithm	Software Algorithm Analysis
Create input stimulus	MATLAB golden reference	Tx Signal (real)
<pre>function [CorrFilter, RxSignal, RxFxPt] = pulse_detector_stim % Create pulse to detect rng('default'); PulseLen = 64; theta = rand(PulseLen,1); pulse = exp(1i*2*pi*theta); % Insert pulse to Tx signal rng('shuffle'); TxLen = 5000; PulseLoc = randi(TxLen-PulseLen*2); TxSignal = complex(zeros(TxLen,1)); TxSignal(PulseLoc:PulseLoc+PulseLen-1) = pulse; % Create Rx signal by adding noise Noise = complex(randn(TxLen,1),randn(TxLen,1)); RxSignal = TxSignal + Noise;</pre>	<pre>% Create matched filter coefficients CorrFilter = conj(flip(pulse))/PulseLen; % Correlate Rx signal against matched filter FilterOut = filter(CorrFilter,1,RxSignal); % Find peak magnitude & location [peak, location] = max(abs(FilterOut));</pre>	0 -0 -0 -0 -0 -0 -0 -0 -0 -0 -
<pre>% Scale Rx signal to +/- one scale1 = max(Labs(real(RxSignal)): abs(imag(RxSignal))]):</pre>		Example: HDL self-guided tutorial

MATLAB EXPO 2019



Streaming Algorithms: MATLAB or Simulink...or Both









MATLAB FXPD 2019

Hardware friendly implementation of peak finder



Refine Algorithm and Verify Against Golden Reference





Generate SystemVerilog DPI Components for RTL Verification



- Reuse MATLAB/Simulink models in verification
 - Scoreboard, stimulus, or models external to the RTL
 - Generate from frame-based or streaming algorithm
 - Floating-point or fixed-point
 - Individual components or entire testbench
 - Runs natively in SystemVerilog simulator
 - Eliminate re-work and miscommunication
 - Save testbench development time
 - Easy to update when requirements change

MATLAB EXPO 2019





What if there's a mismatch?



* Mentor Graphics[®] ModelSim[®] or Questa[®] Cadence[®] Incisive[®] or XceliumTM

_

—

_



Collaborate to Add Hardware Architecture



Specify HDL implementation options



MATLAB EXPO 2019



Fixed-Point Streaming Algorithms: Manual Approach





Fixed-Point Streaming Algorithms: Automated Approach



MATLAB EXPO 2019



Generating Native Floating Point Hardware



HDL Coder Native Floating Point

- Extensive math and trigonometric operator support
- Optimal implementations without sacrificing numerical accuracy
- Mix floating- and fixed-point operations
- Generate target-independent HDL

: std logic vector (31 DOWNTO 0); -- ufix3.

: std logic vector (31 DOWNTO 0); -- ufix32

embeddedaward2017

	<pre>std_logic_vector(31 DC std_logic_vector(31 DC std_logic_vector(31 DC std_logic_vector(31 DC std_logic_vector(31 DC std_logic_vector(17 DC std_logic_vector(17 DC std_logic_vector(17 DC std_logic_vector(17 DC std_logic_vector(17 DC</pre>	DWNTO 0); ufix32 DWNTO 0); ufix32 DWNTO 0); ufix32 DWNTO 0); ufix32 DWNTO 0); ufix18 DWNTO 0); ufix18 DWNTO 0); ufix18 DWNTO 0); ufix18	
	Fixed point	Floating point	
	10k	25k	
ces	50	100	~2x more resources
pment time	~1 week	~1 day	~5x less development effort

MATLAB EXPO 2019



Automatically Generate Production RTL



- Choose from over 250 supported blocks
 - Including MATLAB functions and Stateflow charts
- Quickly explore implementation options
 - Micro-architectures
 - Pipelining
 - Resource sharing
 - Fixed-point or native floating point
- Generate readable, traceable Verilog/VHDL
 - Optionally generate AXI interfaces with IP core
- Quickly adapt to changes and re-generate
- Production-proven across a variety of applications and FPGA, ASIC, and SoC targets



Model and Simulate SoC Architecture

tation dge Algorithms Implementation Architectures

Simulate behavior and latency

- Algorithm, memory, internal and external connectivity
- Scheduling and OS effects
- Real streaming I/O data
- Diagnose software performance and hardware utilization
- Adjust core algorithms so they work in the actual hardware context

MATLAB EXPO 2019

MathWorks[®]



Agenda

- Why Model-Based Design for FPGA, ASIC, or SoC?
- How to get started
 - General approach collaborate to refine with implementation detail
 - Re-use work to help RTL verification
 - Hardware architecture
 - Fixed-point quantization
 - HDL code generation
 - Chip-level architecture
- Customer results



Results of Top-Down Model-Based Design at Huawei

Huawei is the largest networking and telecommunications equipment and services corporation in the world. It employs 176,000 people, 79,000 of whom work in Research and Development centers around the globe (based on 2015 data).

Kevin Law, director of algorithm architecture and design, provides an insider view of 5G development at Huawei.

Solution

We have introduced Model-Based Design with MATLAB and Simulink and the Huawei R&D workflow. MATLAB and Simulink have a strong impact from product requirement import, modeling, and data analysis, all the way to link-level system simulation, algorithm selection, RTL code generation, testing, and prototyping, and even sample chip tape-out and testing. Model-Based Design can also <u>improve the overall end-to-end efficiency</u> quite a lot.

Results

 We generated code automatically from MATLAB, Simulink, and HDL Coder. Auto-generated code was slightly higher than hand-written coder in terms of hardware resources such as multipliers and memory, but relatively similar in timing. It satisfied our algorithm verification requirement. When we started using this approach for verification, we <u>reduced development time by 50%</u>. It is a huge gain that meets our manpower constraints and time-to-market requirement.





Model-Based Design Results for Communications System Development at Hitachi



Solution

Adopted Model-Based Design to enable teams to verify the specification via a model in a shared simulation environment. The system design and FPGA design teams use the model as an **executable specification**. The model is refined and elaborated throughout the design process, and HDL code is automatically generated for logic synthesis and implementation.

Results

- 70% effort reduction for design projects
- Nearly equivalent FPGA performance, power, and resource usage
- Adopted across more than 10 product development projects

"We have adopted Model-Based Design with MATLAB® and Simulink® as our standard development workflow for FPGA design. As a result, we have improved communication between teams, reduced development time, and reduced risk by evaluating system performance early in the design process."

Link to article MATLAB EXPO 2019



Getting Started Collaborating with Model-Based Design



- Eliminate communication gaps
- Key decisions made via cross-skill collaboration
- Identify and address system-level issues before implementing subsystems
- Adapt to changing requirements with agility
- □ Refine algorithm toward implementation
- □ Verify refinements versus previous versions
- Generate verification models
- Add hardware implementation detail and generate optimized RTL
- □ Simulate System-on-Chip architecture



Learn More

- Next steps to get started with:
 - Verification: Improve RTL Verification by Connecting to MATLAB webinar
 - Fixed-point quantization: <u>Fixed-Point Made Easy webinar</u>
 - Incremental refinement, HDL code generation: HDL self-guided tutorial
 - Getting started guide for evaluating HDL Coder: <u>HDL Coder Evaluation Reference Guide</u>



MATLAB EXPO 2019

데모 부스와 상담부스로 질문 하시기 바랍니다.

감사합니다

