MATLAB EXPO 2018

[Sub Track 1-3] FPGA/ASIC을 타겟으로 한 알고리즘의 효율적인 생성 방법 및 신기능 소개

정승혁 과장 Senior Application Engineer MathWorks Korea



Outline

- When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed
 - Hardware implementation considerations
 - Workflow from system/algorithm to FPGA/ASIC hardware
 - Demonstration: Vision processing algorithm deployed to FPGA
 - Conclusion



Why Are Our Customers Deploying to FPGA/ASIC Hardware?



Speed

"Real-time image processing for an aircraft head's up display"

"Evaluate the algorithm in field testing to analyze system performance"

"Optimal performance @ Piezo resonance frequency"

Power

"11 year device with a 1 A*hr battery"

Latency

"Be able to stop the robot with millimeter accuracy in less than 0.5 seconds without causing damage to the robot"

"Audio transducer prototypes must run in real time with low latencies"

"Motor control latency < 1us"

We need to get to market quickly, but we have no experience designing FPGAs!



Modern Applications Often Require Custom Hardware ADAS Application Example





Outline

- When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed
- Hardware implementation considerations
 - Workflow from system/algorithm to FPGA/ASIC hardware
 - Demonstration: Vision processing algorithm deployed to FPGA
 - Conclusion



Frame-Based vs Streaming Algorithms



Region of interest (ROI)
 stored in a multi-line buffer



- Fixed and finite resources
- Buffers require memory storage
- Communications with software go through dedicated memory



Bridging the Gap from Algorithm to Implementation





Outline

- When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed
- Hardware implementation considerations
- Workflow from system/algorithm to FPGA/ASIC hardware
 - Demonstration: Vision processing algorithm deployed to FPGA
 - Conclusion

Algorithm (Golden Reference)

Implementation

Algorithm w/ HW

Fixed-Point, Optimized Implementation

FPGA/ASIC Implementation





Outline

- When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed
- Hardware implementation considerations
- Workflow from system/algorithm to FPGA/ASIC hardware
- Demonstration: Vision processing algorithm deployed to FPGA
 - Conclusion

A MathWorks

R2018a

Demo : Pothole Detection using Traditional Image Processing

- Bilateral filter followed by Sobel edge detection as in 17b
- New trapezoidal mask plus Morphological Closing
- New Centroid 31x31 and New Maximum Area Detection
- New Graphic Marker and Text (character) overlay





Algorithm Overview

	R2018a		Algorithm
HOME	PLOTS APPS EDITOR PUBLISH VIEW	🖺 🔓 🥱 🔄 👼 🕐 🔸 Search Doc	(Golden Reference)
	Find Files Insert 5 JX In Insert 5 JX In Insert 5 JX		
New Open	Save Compare Comment % % % Breakpoints Run Run and Advance Run and File NAVIGATE EDIT BREAKPOINTS RUN		Algorithm w/ HW
Fditor - Ci		Q X Workspace	implementation
PotHole	Detect th m X PotHoleDetect alo m X +	Neree	
49 - 50 - 51 52	end end % morphological closing	Name A	Fixed-Point, Optimized Implementation
53 -	<pre>frmClose = imclose(frmMasked, [0 1 1 1 0;1 1 1 1 1;1 1 1 1 1;1 1 1 1;1 1 1 1;0 1 1 1 0]);</pre>		
55 56 57 58 59 - 60 61 62 63 64 - 65	<pre>%% Detect centroids % Apply a combination of morphological dilation and image arithmetic % operations to remove uneven illumination and to emphasize the % boundaries between the cells. hBlob = vision.BlobAnalysis(</pre>		FPGA/ASIC Implementation
66	%% Overlay markers		
68 - 69 -	<pre>frmOverlay = frmIn*0.7 + frmMasked*0.3; if isempty(Centroids)</pre>	~	
Command W	indow	\odot	
<i>f</i> x >>		<	>
		PotHoleDetect_alg	Ln 59 Col 3/



Algorithm with Hardware Implementation: Top-Level



Hardware subsystem



Algorithm with Hardware Implementation: Hardware Subsystem





Streaming Math with Native Floating-Point for Prototyping Centroid Kernel • ROM stores weights: 1 /[1 1:1023]

HDL Coder Native Floating Point

- IEEE-754 Single precision support
- Extensive math and trigonometric operator support
- Highly optimal implementations without sacrificing numerical accuracy
- Mix floating and fixed point operations in the same design
- Generate target-independent
 synthesizable VHDL or Verilog





Prototype Target





Fixed-Point, Optimized Implementation: General Approach

Know your hardware

- How much on-chip RAM?
- Typical achievable frequency
- Available I/O

1

2

3

• FPGA: How many DSP slices?

Know your performance requirements

- Control system latency
- Comms system throughput
- Video frame size & rate

Simple steps, then address bottlenecks

- Fixed-point quantization esp. multipliers!
- Minimize/avoid use of off-chip RAM
- Parallelize operations for speed
- Use HDL Coder optimizations & reports





A MathWorks

Automate Fixed-Point Quantization with Fixed-Point Designer

Simulate with representative data to collect required ranges

Fixed-Point Designer proposes data types

Choose to apply proposed types or set your own

Simulate and compare results

FIXED-POINT TOOL											XXXXX		2 -
Svetem Linder Design		(u) -							-364-4./ X./ X.	XXYV	<u> </u>		
Sir Sir	mulation	Ranges 🔻 🗒 🕑	🐻 Settings 🔻	-fi	E\$								
De Eixed Beist Adviser	erived Ra	anges Collect	MATLAB Functions	Propose Data Types	Apply Data Types	Simulate with	Compare						
PREPARE SYSTEM	со	LLECT RANGES	CONVERT	DATA TYPES	Data Types	VERIFY	Results						
MODEL HIERARCHY		Results								_			0 7
🖃 🎦 Simulink Root	-	Name				Run	CompiledDT	SpecifiedDT	ProposedDT	Accept	SimMin	SimMax	O Ê
Data Objects	1	- AreaThresh				Run 1		Inherit: auto	fixdt(0,10,3)	~			
PotholeHDLDetector	A	BOut				Run 1		Inherit: auto	n/a				
Pa Input HDL Viewer		DetectCentroid/Cent	troid31/CentroidKernel/	1-D Lookup T	able1 · Br	Run 1		Inherit: Same	n/a				
Pa Output HDL Viewe	- 🞝	DetectCentroid/Cent	troid31/CentroidKernel/	1-D Lookup T	able1 : Int	Run 1		Inherit: Same	n/a				
Pixels To Frame	1	DetectCentroid/Cent	troid31/CentroidKernel/	1-D Lookup T	able1 : Ou	Run 1	single	single	fixdt(0,16,15)	~	0.0010405827	1	-
PotHoleHW	1	DetectCentroid/Cent	troid31/CentroidKernel/	1-D Lookup T	able1 : Table	Run 1		single	fixdt(0,16,15)	~			-
Par Detect Centroid Par Centroid31	1	DetectCentroid/Cent	troid31/CentroidKernel/	Data Type Co	onversion4	Run 1	fixdt(1,16,10)	fixdt(1,16,10)	fixdt(1,16,11)	~	-15	15	- 1
💽 💽 Centroid	- ₁₀	DetectCentroid/Cent	troid31/CentroidKernel/	Data Type Co	onversion5	Run 1	fixdt(1,16,10)	fixdt(1,16,10)	fixdt(1,16,11)	~	-15	15	-
🕂 🎦 HVCoun		DetectCentroid/Cent	troid31/CentroidKernel/	Data Type Co	onversion6	Run 1	single	single	fixdt(1 16 3)		-3608	3720	-
		DetectCentroid/Cent	troid31/CentroidKernel/	Data Type Co	nversion7	Run 1	single	single	fixdt(1,16,3)		-2201	3720	_
ExpandData		DetectCentroid/Cent	troid51/CentroidKernel/		2/1=4	Run 1	single	Single	fixdt(1,10,3)	¥	-2201	5120	_
	* ¹	DetectCentroid/Cent	troid31/CentroidKernei/	En l'apDelay2	3/IN1	Run I		Innerit: auto	fixdt(1,16,6)	~			
V RUN BROWSER	-	Visualization of Simulat	ion Data	CaTaaDala	010.44	Due 4		Tale and a sector	-1-				0
🗹 Run 1 🔟						Histograms of	all results in th	e model					=
	Histogram Bins	2 ¹² 27 2 ² 2 ⁻³ 2 ⁻⁸ 2 ⁻⁸ 2 ⁻¹³										Overflows Represen In-Range	table
I												Underflow	s



Production Target – IP Core Gen

HDL Workflow Advisor - PotHoleHDLDetector_production/Pi File Edit Rup Help	HoleHW		Algorithm (Golden Reference
 In the second sec	1.1. Set Target Device and Synthesis Tool Analysis (^Triggers Update Diagram) Set Target Device and Synthesis Tool for HDL code generation Input Parameters Target workflow: Generic ASIC/FPGA Target platform:	Launch Board Manager	Algorithm w/ H Implementation ixed-Point, Optim
	Family: Device: Package: Speed: Project folder: hdl_prj Run This Task Result: Not Run Click Run This Task.	Browse	FPGA/ASIC Implementation
		Help Apply	

Algorithm (Golden Reference)

Algorithm w/ HW

Implementation

Fixed-Point, Optimized Implementation

FPGA/ASIC Implementation





18a Key Features

R 2	01	8	a
------------	----	---	---

Theme	Feature
	Matrix support in HDL Coder
Simulink modeling	Model Advisor Integration
	Line level traceability
	Critical Path Estimation for Floating point algorithms
Optimizations	Constant folding and strength reduction for math operations
	Floating point algorithmic improvements
	Microsemi workflow
Workflow	Test points support in IP Core workflow
	Synthesis reporting



Supported HDL Blocks with Matrix Types



- Functional blocks
 - Product
 - Gain
 - Sum
 - Transpose
 - Delay
 - Constant
- Wiring blocks
 - Vector/Matrix Concatenate
 - Selector
 - Reshape
 - No HDL Implementation





Matrix Product



 a) * or / for each input port. For example, **/* performs the operation 'u1*u2/u3*u4'. b) scalar specifies the number of input ports to be multiplied. If there is only one input port and the Multiplication parameter is set to Element-wise(.*), a single * or / collapses the input signal using the specified operation. However, if the Multiplication parameter is set to Matrix(*), a single * causes the block to output the matrix unchanged, and a single / causes the block to output the matrix inverse. Main Signal Attributes Number of inputs: 							
Multiplica	auon:	Element-wis	e(.*) e(.*)				
0			ОК	Cancel		Help	Apply

🛅 Block Parameters: Product

 \times

Configuration of product block in matrix mode

N	HDL Properties: mmul 💿 💿 🤅								
General	Ieral Native Floating Point								
Implement	ation								
Architect	ure 🚺	4atri×	Multiply	•					
Implement	ation Paramet	ers							
Constrair	nedOutputPipe	line 🛛	0						
DotProdu	ictStrategy		Fully Parallel						
DSPStyle	1		Serial Multiply-Accumulate						
InputPipe	line		Parallel Multiply-Accumulate						
OutputPip	OutputPipeline 0								
[<u>о</u> к		<u>C</u> ancel <u>H</u> elp	<u>A</u> pply					



Matrix Support Use Case



Model Advisor - Workflow

- hdlmodelchecker
- Checks and fixes, Standalone infrastructure
- HDL Coder Model Advisor Integration

Y 🔄 🛱 HDL Coder	Model configuration checks
 Checks for blocks and block settings 	Check for safe model parameters
Check for infinite and continuous sample time sources	Check for global reset setting for Xilinx and Altera devices
Check for unsupported blocks	Check inline configurations setting
Check for MATLAB Function block settings	Check for visualization settings
Check for Stateflow chart settings	Check delay balancing setting
Check for large matrix operations	Check algebraic loops
 Industry standard checks 	✓ ☑ image Native Floating Point checks
Check VHDL file extension	Check for blocks with nonzero output latency
Check naming conventions	Check blocks with nonzero ulp error
Check top-level subsystem/port names	Check for single datatypes in the model
Check module/entity names	Check for double datatypes in the model with Native Floating Point
Check signal and port names	Check for Data Type Conversion blocks with incompatible settings
Check package file names	Check for HDL Reciprocal block usage
Check generics	Check for Relational Operator block usage
Check clock, reset, and enable signals	Check for unsupported blocks with Native Floating Point
Check architecture name	 Checks for ports and subsystems
Check entity and architecture	Check for invalid top level subsystem
Check clock settings	Check initial conditions of enabled and triggered subsystems

New Line level traceability

Customers: Safety-Critical Application(Aero/Def, Auto, Medical) Ex) DO 254 customers

R2018a

		HDL Code Generation Report		 × ×
	삼 🕹 Match	n Case		
<u>/</u> Report ort	103 104 105 106 107 B 108 109 110	<pre>SIGNAL y_out_pre_add_cast : SIGNAL y_out_pre_add_cast_1 : SIGNAL y_out_pre_out1 : EGIN x_in_signed <= signed(x_in); enb <= clk_enable;</pre>	signed(34 signed(34 signed(34	DOWNTC DOWNTC DOWNTC
urce Files	112			
	113	ud1_process : PROCESS (clk, reset)		
d (10)	114	BEGIN		
	115	IF reset = '1' THEN		
oueis	116	ud1_out1 <= to_signed(16#0000#, 16);		
	117	ELSIF clk'EVENT AND clk = '1' THEN		
	118	IF enb = $'1'$ THEN		
	119	ud1_out1 <= x_in_signed;		
	120	END IF;		
	121	END IF;		
	122	END PROCESS ud1_process;		
	123			
1/	124	ud2_process : PROCESS (clk, reset)		
	125	BEGIN		
	126	IF reset = '1' THEN		
	127	ud2_out1 <= to_signed(16#0000#, 16);		
	128	ELSIF clk'EVENT AND clk = '1' THEN		
	129	IF enb = '1' THEN		
	130	ud2_out1 <= ud1_out1;		
	131	END IF;		
	132	END IF;		
	133	END PROCESS ud2_process;		
	•			•
			ОК	Help

Synthesis Timing and Area Summary Reporting

MathWorks[®]

Support Microsemi Libero

- Microsemi Libero[®] SoC 11.8 SP2
- Microsemi Libero SoC Polarfire[®] 2.0

HDL Workflow Advisor - sfir_fixed/symmetric_fir		-	o x
File Edit Run Help			
Find: 🔍 🔶 💠			
 HDL Workflow Advisor I. Set Target ^1.1. Set Target Device and Synthesis Tool 1.2. Set Target Frequency 2. Prepare Model For HDL Code Generation 2.1. Check Global Settings ^2.2. Check Algebraic Loops ^2.3. Check Block Compatibility ^2.4. Check Sample Times 3.1. Set Code Generation Options 3.1.1. Set Basic Options 3.1.2. Set Advanced Options 3.1.3. Set Optimization Options 3.1.4. Set Testbench Options ^3.2. Generate RTL Code and Testbench If PGA Synthesis and Analysis 4.1. Create Project 4.2. Perform Synthesis and P/R 4.2.2. Run Implementation 	1.1 Set Target Device and Synthesis Tool Analysis (^Triggers Update Diagram) Set Target Device and Synthesis Tool for HDL code generation Input Parameters Target workflow: Generic ASIC/FPGA Image: Color C	Launch Board Manager Launch Board Manager Browse Help	 Apply

Testpoints – IP Core Support

					Processor/FPGA synchro	onization: Fr	ee running			▼
int ^Q	ofiv	16 5	n 5		Target platform interfac	ce table				
	SIIX	10_E			Port Name	Port Type	Data Type	Target Platform Inter	faces	Bit Range / Address / FPGA Pin
TestPoint 2.5					In1	Inport	int8	AXI4-Lite	-	x"100"
In1			Out1		Out1	Outport	sfix16_En5	AXI4-Lite	•	x"110"
					TestPoint	Test point	int8	AXI4-Lite	-	x"120"
					U		,			
1.Define test point si	gnal	s in	Simulink		2.Assign ir	nterfa	ce ma	apping in HC)L wc	orkflow advisor
ENTITY HDL DUT ip src HDL DUT IS										sfix16 En5
PORT(clk	:	IN	std logic;						($\operatorname{Dut1}$ (1)
reset	:	IN	std logic;				int8	Xilinx Zy	'nq	Out1
clk_enable	:	IN	std logic;			\Box	[estPoint]	AXI Inter	face	int8 Out 1
inl	:	IN	std logic vector(7 DOWN	VTO 0);		In1			TestF	Point
ce out	:	OUT	std logic;					Ð		
out rsvd		OUT	std logic vector (15 DOM	INTO 0);						96
tp TestPoint	:	OUT	std logic vector (7 DOWN	- (O OTI						
);										
END HDL DUT ip src HDL DUT;										

4.Debug or Test with Generated Port

3.Generate HDL interface code with test point signals

Critical Path Estimation with NFP

Contents Summary Clock Summary Code Interface Report Timing And Area Report High-level Resource Report Native Floating-Point Resource Report Critical Path Estimation Optimization Report Distributed Pipelining Streaming and Sharing Delay Balancing Ac Trace

Critical Path Report for hdlcoderFocCurrentFloatHdI/FOC Current Control

Summary Section

🛉 🖖 🛛 Match Case

Critical Path Delay : 186.884 ns Critical Path Begin : Delay Register 3 Critical Path End : rd 1 Highlight Critical Path: hdl prj2/hdlsrc/hdlcoderFocCurrentFloatHdl/criticalPathEstimated.m

Critical Path Details

Traceability Report	Id	Propagation (ps)	Delay (ns)	Block Path
Traceability hepott	1	0.2980	0.2980	Delay Register 3
	2	46 9460	46.6480	Sine Cosine
	3	46.9460	0.0000	Subsystem out1
	1	59,8530	12 9070	Produc 3t
Generated Source Files	5	75 7260	15.8730	Add22
FOC Current Control pkg.vhd	6	91 5990	15 8730	Frror
nfp relop comp ybd	7	91 5990	0.0000	Error outbuff
nfp_relop_comp_black.vbd	8	104 5060	12 9070	Proportional Gain1
	9	120 2910	15 7850	Add14
ntp_sincos_comp.vhd	10	120.2910	0.0000	Add1 outbuff
nfp_add_comp.vhd	11	122 6680	2 3770	Relational Operator 2
nfp_mul_comp.vhd	12	122,6680	0.0000	Relational
nfp relop comp block1.vhd		122100000	0.0000	<u>Operator outbuff1</u>
nfp relop comp block2.vhd	13	123.6350	0.9670	Switch2
nfp_relop_comp_block2.vnd	14	126.0120	2.3770	Relational Operator 11
nfp_sub_comp.vhd	15	126.0120	0.0000	<u>Relational</u> Operator1_outbuff1
nfp uminus comp.vhd	16	126.9790	0.9670	Switch11
nfp_add2_comp_ybd	17	126.9790	0.0000	Voltage1
nfp_ddd2_comp.vrid	18	126.9790	0.0000	aVoltage
	19	138.8570	11.8780	Product41
FOC_Current_Control.vhd	20	154,7300	15.8730	Add21
Referenced Models	21	167.6370	12.9070	Gain11
	22	167.6370	0.0000	Gaint outbuff
	23	183.5100	15.8730	Add13
	24	183.5100	0.0000	mux
	25	183.5100	0.0000	abcVoltage
	26	183.5100	0.0200	<u>t1</u>
	27	185.8870	2.3770	Max stage1 compare
	28	186.8540	0.9670	Max_stage1_switch
	29	186.8840	0.0300	rd 1

Path timing estimated within 10%

lax Delay Paths ilack (VIOLATED) : -4.693ns (required time - arrival time) Delay Register3 out1 reg[26]/C Source: (rising edge-triggered cell FDRE clocked by MWCLK {r Max stagel 1 val 1 reg[21]/D Destination: (rising edge-triggered cell FDRE clocked by MWCLK {r Path Group: MWCLK Setup (Max at Slow Process Corner) Path Type: Requirement: 200.000ns (MWCLK rise@200.000ns - MWCLK rise@0.000ns) Data Path Delay: 204.660ns (logic 73.555ns (35.940%) route 131.104ns (404 (CARRY4=185 DSP48E1=7 LUT1=1 LUT2=27 LUT3=24 LUT4= Logic Levels: Clock Path Skew: -0.034ns (DCD - SCD + CPR) Destination Clock Delay (DCD): 0.638ns = (200.638 - 200.000)Source Clock Delay (SCD): 0.672ns clock Pessimism Removal (CPR): 0.000ns Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE Total System Jitter (TSJ): 0.071ns Total Input Jitter (TIJ): 0.000ns Discrete Jitter (DJ): 0.000ns Phase Error (PE): 0.000ns

Xilinx Implementation Timing Report

MAILAB EXPU 2018 CPE Report MathWorks[®]

Outline

- When FPGA, ASIC, or System-on-Chip (SoC) hardware is needed
- Hardware implementation considerations
- Workflow from system/algorithm to FPGA/ASIC hardware
- Demonstration: Vision processing algorithm deployed to FPGA
- Conclusion

Workflow From Frames to Pixels to Hardware

- New application innovation happens at the system-level
 - Implemented across software and hardware
 - Successful implementation requires collaboration
- Connected workflow to FPGA/ASIC/SoC hardware delivers:
 - Broader micro-architecture exploration
 - Agility to make changes, simulate, generate code
 - Continuous verification