
MATLAB EXPO 2018 Software modelling and verification for PLC-based automation plants

Alessandro Fantechi, Daniele Menchetti, Maurizio Tommasini Dip. di Ingegneria dell'Informazione Università di Firenze - Italy



THE REAL WORLD



MATLAB EXPO 2018



SAFETY LEVEL





MATLAB EXPO 2018

People injury

Unavailability of services


Economic losses





PLC: A MULTILANGUAGE LITTLE BIG BRAIN

Ladder Diagram






Structured Text

U	%E1.3	
-	FP	%M102.0
	U	%E1.5
	S	%M3.0
	R	%M3.3
U	%E1.6	
	FP	%M105.0
	U	%E1.5
	S	%M3.3
	R	%M3.0
U	%E1.4	
	FP	%M106.4
	U	%E1.5
	S	%M3.4
	U	%M3.0
	FP	%M107.0




HOW TO TEST IT?




MATLAB EXPO 2018



FIRST APPROACH: using SIMULINK to model the Ladder Diagrams behaviour









High structural complexity of the model

Inaccurate modelling of LD sequential processing

Loss of generality of the approach




SECOND APPROACH: Choice of the Stateflow tool

Better model readability

Optimal model for sequential rungs execution

Higher model generality




Chart



CONVERSION TO STATEFLOW LOGICAL MODEL


Stateflow Model PO



MATLAB EXPO 2018



INSIDE A SINGLE STATE BLOCK....





TESTING: What will happen???

- Semantic and syntactical
- Functionality
- Formal verification





SEMANTIC AND SYNTACTICT TESTS

Example: missed initialization of variable

The data LO HEATER AUTO MAN was read before being written to.

State <u>Rung5</u> in Chart <u>'Chart'</u>: en: if(or(and(HS103_START,not(LO_HEATER_AUTO_MAN)),and(TSL105,HS101_AUTO))==1)

This error will stop the simulation.

Component: Stateflow | Category: Runtime error

An error occurred while running the simulation and the simulation was terminated

Caused by: Simulation stopped because of a runtime error.

Component: Simulink | Category: Block error

Focal point: from logical model go back to PLC software to resolve the error


📣 MathWorks

FUNCTIONAL TESTS: FROM REQUIREMENTS.....

Textual requirements

- When IN passes from 0 to 1 then OUT is immediately set to 1 and stays in this state for PT millisconds;
- When IN passes from 0 to 1 then ET is immediately set to SWEEP and increment of a value equals to SWEEP in each iteration up to ET is equals to PT. In the case which, while OUT is 1, IN passes from 1 to 0 and then from 0 to 1 before that ET is equals to PT, then OUT stays equals to 1 and ET is to 1;
- When ET reachs PT the OUT passes from 1 to 0.

Graphics requirements




Transformed in test signals using Signal Builder



.... TO TEST REPORT!

>> POSimulinkChecking Requirement 1 satisfied Requirement 2 satisfied Requirement 3 satisfied $f_{\rm i}$ >>




Visual matching

Visual checking



FORMAL VERIFICATION







- SA-System tool with Matlab Stateflow/Simulink permits to obtain a unique testing/porting methods of PLC source code.
- SA-System team is working with industrial partners to optimize the tool.
- Potential application domains: Rail (RAMS Standards), Aerospace, Nuclear, Oil & Gas, Automation.



FUTURE DEVELOPMENTS

Design Verifier: formal system verification. DV needs free system input for testing all combinations

Industrial software: some system input have mutual links, must follow with attention!!

Generalize the Front End: to deal with different languages and dialects



SPECIAL THANKS TO:

- Nuovo Pignone 🛞 and Sirio Sistemi Elettronici 륮 SSE
- A. Bacciottini, F. Contini, G. Giusti (bachelor and master theses)

Thank you for the attention

Software modelling and verification for PLC-based automation plants.

Prof. Alessandro Fantechi, Ing. Daniele Menchetti, Ing. Ph.D Maurizio Tommasini

Dip. di Ingegneria dell'Informazione Università di Firenze - Italy email: alessandro.fantechi@unifi.it



università degli studi FIRENZE

DINFO DIPARTIMENTO DI INGEGNERIA DELL'INFORMAZIONE