MATLAB EXPO

Deploying Deep Learning on Embedded Devices
– When FPGAs Make Sense
Dr Rishu Gupta
Senior Application Engineer



### **Deep learning applications can be found across many industries**

			Industries		
	Aerospace & Defense	Automotive	Industrial Automation	Medical Devices	Communications
Applications		<figure></figure>	<image/>	<figure></figure>	<section-header></section-header>



## **Key Takeaways**

- MATLAB provides an easy workflow to prototype and deploy deep learning algorithms on different embedded platforms
  - Ease of deploying to GPUs like Nvidia Jetson, Intel and ARM based
     CPUs/microprocessors
  - Ease of deploying to Xilinx/Intel FPGAs and SoCs without hardware expertise
  - Optimizing the deep learning networks through INT8 quantization
- We will use defect detection as an example to illustrate.



## **Demo Overview – Defect Detection Application**

	PLOTS	APPS	LIVE EDITOR	INSERT	VIEW				1 📫 🕤	6 🗗 🕐	Search Do	ocumentation	Q	🐥 Sign
lew Ope	n Save		Text B I U i i i i i i i i i i i i i i i i i i i		<ul> <li>☑ Task ▼</li> <li>☑ Control ▼</li> <li>☑ Refactor ▼</li> <li>CODE</li> </ul>	% 💥 🖏 I 🕂 I4	Section	E Run Section Run and Advance Run to End SECTION	Run	Step Stop				
-	🔂 💹 📙 🕨 H: 🕨 D	ownloads ► dl_	hdl_vgg_demo 🕨 Defe	ect Detect demo	•				1					
Live Edit	tor - H:\Downloads\dl_hd	l_vgg_demo\Def	fect Detect demo\run_n	et_fpga.mlx										💿 EI
run_net	t_fpga.mlx 🗶 🕂													
1	% Defect detect	tion example	23											Î
2 3 4	%How Alexnet pe % same for our		his data - accur	acy and perf	ormance									
5	net=load('custo		nat');							$\square$				
7	<pre>snet_alex=net.</pre>	custom_alexn	let											
	Run prediction	for one ima	age											_
8	Run prediction wi = uint32(320		age											-
9	wi = uint32(320 he = uint32(240	9); 9);	age											_
9 10	wi = uint32(320	9); 9);	age											_
9 10 11	<pre>wi = uint32(320 he = uint32(240 ch = uint32(3))</pre>	9); 9);												_
9 10 11 12	<pre>wi = uint32(320 he = uint32(240 ch = uint32(3)) filename=[pwd,</pre>	0); 0); ; //testImages												
9 10 11	<pre>wi = uint32(320 he = uint32(240 ch = uint32(3))</pre>	0); 0); ; //testImages ename);	:/ng1.png'];											
9 10 11 12 13	<pre>wi = uint32(320 he = uint32(240 ch = uint32(3)) filename=[pwd, img=imread(file</pre>	0); 0); ; //testImages ename); (img, [he, w	:/ng1.png'];											
9 10 11 12 13 14 15 16	<pre>wi = uint32(320 he = uint32(240 ch = uint32(3)) filename=[pwd, img=imread(file img = imresized img = mat2ocv(;</pre>	<pre>D); D); (/testImages ename); (img, [he, w img);</pre>	:/ng1.png']; /i]);											
9 10 11 12 13 14 15 16 17	<pre>wi = uint32(320 he = uint32(240 ch = uint32(3)) filename=[pwd, img=imread(file img = imresized img = mat2ocv(: %extract R(</pre>	<pre>); ); ; //testImages ename); (img, [he, w img); )I as an pre</pre>	/ng1.png']; /i]); e-prosessing											
9 10 11 12 13 14 15 16 17 18	<pre>wi = uint32(320 he = uint32(240 ch = uint32(3)) filename=[pwd, img=imread(file img = imresized img = mat2ocv(: %extract R(</pre>	<pre>); ); ; //testImages ename); (img, [he, w img); )I as an pre</pre>	:/ng1.png']; /i]);	_Preprocess(	img);									
9 10 11 12 13 14 15 16 17	<pre>wi = uint32(320 he = uint32(240 ch = uint32(3)) filename=[pwd, img=imread(file img = imresized img = mat2ocv(: %extract R( [Iori, img]</pre>	<pre>D); D); D); D); D) as an pre Dacked, num,</pre>	/ng1.png']; /i]); e-prosessing	_Preprocess(	img);									





## Why FPGAs /ASICs?

## Same applies for deep learning problems



#### System Throughput

"Real-time image processing for an aircraft head's up display"

"Evaluate the algorithm in field testing to analyze system performance"

"Optimal performance @ Piezo resonance frequency"

Power

"11 year device with a 1 A\*hr battery"

#### Latency

"Be able to stop the robot with millimeter accuracy in less than 0.5 seconds without causing damage to the robot"


"Audio transducer prototypes must run in real time with low latencies"

"Motor control latency < 1us"



## **Deep Learning Deployment: Inference on the Edge**

Industries



Domains:

- Image processing and Computer
   Vision
- Radar Signal Processing ...

Tasks:

Image Classification

- Object Detection
- Semantic Segmentation ..

- Red GPUs are ideal
- Blue FPGAs are ideal

Reference articles:

https://www.arrow.com/en/research-and-events/articles/fpga-vs-cpu-vs-gpu-vs-microcontroller http://mil-embedded.com/articles/fpga-gpu-evolution-continues/



## **Deployment is hard: Challenges**

Deployment to the edge is challenging because of resource constraints

Embedded constraints Limited memory, Power

Real time performance - Latency

- Manual workflows are tedious and require a significant front end cost
- How to decide the right target platform for your application/ How to have a consistent process to deploy to multiple embedded platforms?

#### MATLAB **EXPO**



7

## **Especially on FPGAs**

- Large scale matrix computations
  - TFLOPS: 230M weights and 724M MACs
- Complex architecture
  - Scale of data movement across the DDR


#### Workflow:

- Exploring multiple networks
- Exploring the resource and performance tradeoffs


1/	0	
17	<pre>int t_size = interpreter-&gt;tensors_size(</pre>	);
17	<pre>2 for (int i = 0; i &lt; t_size; i++) {</pre>	
17	<pre>if (interpreter-&gt;tensor(i)-&gt;name)</pre>	
17	4 LOG(INFO) << i << ": " << interpret	en-Stenson(i)-Soame // " "
17	5 << interpreter->tensor(i)	->bytes << ", "
17	6 << interpreter->tensor(i)	->type << ", "
17	<pre>7 &lt;&lt; interpreter-&gt;tensor(i)</pre>	->params.scale << ", "
17	8 << interpreter->tensor(i)	->params.zero_point << "\n";
1/g <sup>1</sup> 7	0 <b>1</b>	
171	<pre>int t_size = interpreter-&gt;tensors_size();</pre>	
172	<pre>for (int i = 0; i &lt; t_size; i++) {</pre>	
173	<pre>if (interpreter-&gt;tensor(i)-&gt;name)</pre>	
174	LOG(INFO) << i << ": " << interpreter->tensor(i)->name << ", "	
175	<< interpreter->tensor(i)->bytes << ", "	
176	<< interpreter->tensor(i)->type << ", "	threads);
177	<< interpreter->tensor(i)->params.scale << ", "	
178	<< interpreter->tensor(i)->params.zero_point << "\n";	
179	}	
180	}	
181		
182	<pre>if (s-&gt;number_of_threads != -1) {</pre>	
183	interpreter->SetNumThreads(s->number_of_threads);	
184	}	
185		t_bmp_name, ℑ_width,
186	<pre>int image_width = 224;</pre>	height, ℑ_channels, s);
187	<pre>int image_height = 224;</pre>	
188	<pre>int image_channels = 3;</pre>	
189	<pre>std::vector<uint8_t> in = read_bmp(s-&gt;input_bmp_name, ℑ_width,</uint8_t></pre>	
190	ℑ_height, ℑ_channels, s)	*
191		input << "\n";
192	<pre>int input = interpreter-&gt;inputs()[0];</pre>	
193	<pre>if (s-&gt;verbose) LOG(INFO) &lt;&lt; "input: " &lt;&lt; input &lt;&lt; "\n";</pre>	
194		r->inputs();
195	<pre>const std::vector<int> inputs = interpreter-&gt;inputs();</int></pre>	<pre>er-&gt;outputs();</pre>
196	<pre>const std::vector<int> outputs = interpreter-&gt;outputs();</int></pre>	



# MATLAB supports the entire deep learning workflow – from Data to Deployment




### **Deep Learning Workflow – Deployment**








## **MATLAB** enables multi-target deployment







## **Multi-target deployment**







## Prototyping and Deployment workflow: GPUs and CPUs

23 root

#### Resources:

- Deploying Deep Neural Networks to GPUs and CPUs Using MATLAB Coder and GPU Coder
- Using GPU Coder to Prototype and Deploy on
   NVIDIA Drive, Jetson
- <u>Real-Time Object Detection with YOLO v2 Using</u>
   <u>GPU Coder</u>
- Image Classification on ARM CPU: SqueezeNet
   on Raspberry Pi
- Deep Learning on an Intel Processor with MKL-DNN

2/								teo	hcon@ml-workshop-test-26: ~	
File E	dit View	Searc	h Tei	rminal He	elp					
									1.05, 0.37, 0.15	
									d, O zombie	
									0 hi, 0.1 si, 0.0 st	
	em : 408 vap: 419								1437808 buff/cache 3651968 avail Mem	
KIB SV	vap: 419	4300	tota	al, 4194	4300 Tre	e,	U us	sed.	3031908 avait Mem	
PID	USER	PR	NI	VIRT	RES	SHR S	S %CPU	%MEM	TIME+ COMMAND	
29294	techcon	20	Θ	769688	208232	81036 9	5 89.0	5.1	1:09.67 nutsDet exe	
29310	techcon	20	Θ	769688	208232	81036 5	5 23.4	5.1	0:18.33 nutsDet exe	Nuts Defect Detection Demo
29311	techcon	20	Θ	769688	208232	81036 5	5 22.7	5.1	0:18.30 nutsDet_exe	
29312	techcon	20	Θ	769688	208232	81036 9	5 22.1	5.1	0:18.19 nutsDet_exe	* * * * * <  * * * * * * * * * * * * * * * * * * *
	Lechcon		Ű				\$ 3.0		0:03.31 SSN0	O 47 FDC
	techcon	20	0	5984	2760	2176 F		0.1	0:01.18 top	2.17 FPS
	techcon	20	Θ	769688		81036 5		5.1	0:00.12 QXcbEventReader	
25518		20	Θ	Θ	Θ	0 1		0.0	0:22.02 kworker/3:1	
	techcon	20	Θ	11448	3684	2768 5		0.1	0:00.20 sshd	
	root	20	Θ	154280	5224	3504 5		0.1	0:12.00 systemd	
	root	20	0	Θ	0	0 5		0.0	0:00.18 kthreadd	
	root		-20	0	0	0 1		0.0	0:00.00 kworker/0:0H	
	root	0		0		0 1		0.0	0:00.00 mm_percpu_wq	
	root	20	0	0	0	0 5		0.0	0:05.53 ksoftirqd/0	
	root	20	0	0	0	0 1		0.0	0:58.48 rcu_preempt	
-	root root	20 20	0 0	0 0 0	0 0	0 1		0.0	0:00.35 rcu_sched	NG
	root	20 rt	0	0	0	0 1		0.0	0:00.00 rcu_bh 0:00.14 migration/0	
	root	20	0	0	0	0 9		0.0	0:00.14 migration/0 0:00.00 cpuhp/0	
	root	20	0	0	0	0 5		0.0	0:00.00 cpuhp/0	
	root	rt	0	0	0	0 5		0.0	0:00.15 migration/1	
	root	20	0	0 0	0	0 5		0.0	0:00.28 ksoftirgd/1	
	root	0	-20	0	0	0 1		0.0	0:00.00 kworker/1:0H	
		20	0	0	0	0 5		0.0	0:00.00 cpuhp/2	
	root							0.0		
18							5 0.0	0.0	0:00.14 migration/2	
18 19	root	rt 20	0	0	0	0 9		0.0	0:00.14 migration/2 0:00.22 ksoftirqd/2	


#### Defect detection deployed on

0 S 0.0 0.0 0:00.00 cpuhp/3

ARM Cortex-A microprocessor



## **Multi-target deployment**



## Challenges of deploying Deep learning models on FPGAs

- Large scale matrix computations
  - TFLOPS: 230M weights and 724M MACs
- Complex architecture
  - Scale of data movement across the DDR


#### Workflow:

Exploring multiple networks


MATLAB EXPO

Exploring the resource and performance tradeoffs

	input	conv 1	conv 2	conv 3	conv 4	conv 5	fc6	fc7	fc8	Total	
Parameters (Bytes)	n/a	140K	1.2M	3.5M	5.2M	1.8M	148 M	64M	16M	230 M	DDR
Activations (Bytes)	588K	1.1M	728K	252K	252K	168K	16K	16K	4K	3.1 M	BRAMs
FLOPs	n/a	105 M	223 M	149 M	112M	74M	37M	16M	4M	720 M	DSPs




#### Deep learning networks are too big for FPGAs





## Prototyping and Deploying Deep Learning Networks from MATLAB to FPGA



- 1. No HDL Knowledge Required
- 2. Ease of prototyping on FPGA from MATLAB
- 3. Ease of exploring various DL networks and

customizing them to your application





function out = targetFunction(img)
%#codegen
coder.inline('never');



Extract regions

Resize


%extract ROI as an pre-prosessing
[imgPacked, num, bbox] =
myNDNet\_Preprocess(img);



Prediction from the trained network aka Inference


```
%classify detected nuts by using CNN
scores = zeros(2,4);
for i = 1:num
    scores(:,i) =
predict(imgPacked(:,:,i));
end
```

%insert annotation as an post-processing
out = myNDNet\_Postprocess(img, num, bbox,
scores);



Annotate and label








# Prototyping and Deploying Deep Learning Networks from MATLAB to FPGA

run_n	et_fpga.mlx * × +		
	FPGA prototyping & deployment wo	r <mark>kflo</mark> v	v
47 48 49	<pre>% hs = SupportPackageRegistrationInfo('Xilinx Zynq-7000 EC'); % hs.register; hdlsetuptoolpath('ToolName', 'Xilinx Vivado', 'ToolPath', '\\mathworks\hub\share\apps\HDL1</pre>	ools\Vivado\	2019.1-mw-0
50	<pre>wobj=dlhdl.Workflow('Network', snet_alex, 'Bitstream', 'zcu102_single')</pre>		
51 52 53 54 55	<pre>dn = wobj.compile hTarget = dlhdl.Target('Xilinx') %hTarget = dlhdl.Target('Xilinx', 'Interface', 'Ethernet', 'IPAddress', '10.10.10.15'); wobj.Target = hTarget; wobj.deploy</pre>		
	Run prediction for one image		
		UTF-8	script





## **Prototyping: Design Exploration and Customization**




- Most cases, you want to customize the network for your application: Deep Network Designer workflow
- Iteratively deploy and run on the FPGA






## **Design Exploration and Customization**








# Generate Custom DL Processor & Integrate Deep Learning network into your application



## Integrate Deep Learning network into your System








# Prototyping and Deploying Deep Learning Networks from MATLAB to FPGA

- Supported boards:
  - Xilinx boards MPSoC ZCU102, ZC706
  - Intel Arria 10 SoC
  - Custom boards via code generation

- Supported Networks
  - CNNs: series networks VGG, Alexnet etc.
  - object detectors YoloV2





## **Multi-target deployment**





## **Model Quantization Library**





Workflow to quantize & validate a network to INT8 



## **INT8** Quantization


	New Live Script	FILE	Open •	Compare ⊡ Compare vorks ► home	Import Data	VA	New Variabl Open Varial Clear Works ARIABLE	ole▼ space ▼	Favorites	Analyze Code Run and Time Clear Commands • CODE Detect demo •	Simulink	Layout	<ul> <li>Prefer</li> <li>Set Parall</li> <li>ENVIROI</li> </ul>
	<pre>2 3 - net=load('custom_alexnet.mat'); 4 - snet_alex=net.custom_alexnet; 5 6 7 8 - categ = {'ok', 'ng'}; 9 - imds = imageDatastore(fullfile(pwd, 'images', categ), 'IncludeSubfolders',1,'LabelSource', 'foldernames'); 10 - [~,imdsCalib,imdsvalid] = splitEachLabel(imds,0.5,0.3);</pre>												⊙ x
Comm f <sub>¥</sub> >>	and Windo	W											•





## **INT8** Quantization

wfObj.compile



\* The clock frequency of the DL processor is: 300MHz


MATLAB EXPO

## FramesNum Total Latency Frames/s 1 2138697 140.3



27

## **MATLAB** enables multi-target deployment







## **Customer References**

## Airbus: Artificial Intelligence & Deep Learning for Automatic Defect Detection

- An integrated tool to design, train and deploy deep learning models
- Interactive prototyping and testing in a very short amount of time
- Direct translation from MATLAB language to CUDA code

Having the possibility to test, modify, train and test again the code in a short timeframe was key to success.



Running on NVIDIA Jetson





## **Customer References**

## Musashi Seimitsu Industry: Detect Abnormalities in Automotive Parts

- Enable a seamless development workflow from image capture to implementation on embedded GPU
- Image annotation for training and Preprocessing of captured images
- Deployment to NVIDIA Jetson using GPU Coder

Using camera connection, preprocessing, and various pretrained models in MATLAB enabled us to work on the entire workflow. Through discussions with consultants, our team gained many tips for solving problems, growing the skills of our engineers.







## **Deep Learning Deployment Solution Summary**

- MATLAB provides an end to end workflow for the complete application
  - offers an easy automated workflow for optimal deployment on different embedded platforms
  - simplifies the workflow for FPGAs both for design exploration & prototyping as well as HDL code generation

### Call to action:

- Deep Learning onramp
- Services
  - Training- Deep Learning using MATLAB
  - Consulting
- Contact your rep to try GPU Coder or HDL Coder

Contact Details: Email: <u>rishu.g@mathworks.com</u> LinkedIn: <u>https://www.linkedin.com/in/rishu-gupta-</u> 72148914/

