MATLAB EXPO 2019

Design and Verification of Mixed-Signal and SerDes Systems

Aniruddha Dayalu Principal Application Engineer Analog/Mixed-Signal and Signal Integrity





Agenda

- Motivation
- System Level Design of Mixed-Signal and SerDes Blocks
- Linking System Design to Circuit Design
- Conclusion



Mixed-Signal Integrated Circuits Require New Methodologies!

- Analog and digital circuits integrated on the same chip
- Large analog + large digital
 - ADC/DAC, PLL, Power supplies, MEMs, Sensors, ...

(control systems based on feedback loops + digital signal processing)

Analog content in shipped semiconductor is growing



Challenges in ASIC Workflows

Design



Verification

Specification isolated from verification

Multiple, disconnected tools

Disconnected teams



Agenda

- Motivation
- System Level Design of Mixed-Signal and SerDes Blocks
- Linking System Design to Circuit Design
- Conclusion



Mixed-Signal and SerDes system design





Phase-Locked Loop

- Feedback control system
 - Which generates a signal with a fixed relation to a reference
 - It is used for frequency synthesis, synchronization
- Focus on loop filter system design
 - Design should target minimal phase noise
 - Start with a PLL behavioral model
 - Use circuit level verification to build better models for CP
 - Loop filter final design





MathWorks[®]



PLL Going Beyond Behavioral – Using Analog Co-simulation



9

MathWorks[®]



Fitting of PLL Model With Circuit Non-idealities

			🛐 Block Parameters: Charge Pump	×			
	2.4GHz PLL - Example of Loop Filter Desi	ChargePump (mask) (link)					
	Copyright 2011-2019 The MathWorks, Inc		Output a current level proportional to the difference in duty cycles between the "up" and "down" input ports.				
REF de			Parameters Configuration Impairments				
Reference oscillator	→ var D → doig		Enable impairments				
	Phase/frequency CP IPF V	<u>.</u>	Current impairments				
	detector		Current imbalance (A) 5e-9				
		Fc = 2440 MHz BW = 160 MHz	Leakage current (A) 2.3e-8				
			Timing impairments Output step size calculation				
	Slock Out div # 4	244+4 (Image Reject)					
Info			Default				
inio	Divide by N		○ Advanced				
			L n n				
	CosimResults vetr1	who out	Rise/fall time (s) 150e-12				
			Minimum Lip propagation delay: 2 4e+02ps				
		File Tools View Simulation Help	Propagation delay. (c) 30.0				
			riopagation delay (s) 32-9				
			down				
			Rise/fall time (s) 150e-12				
			Minimum Down propagation delay: 2.4e+02ps				
			Propagation delay (s) 1e-9				
	7L0 7019	2.36 2.38 2.4 2.42 2.44 2.46 2.48 2.5 2.52 Frequency (GHz)	OK Cancel Help Appl				
		Ready RBW=312.09 kHz Sample rate=160 MHz T=0.00015	OK Cancer nep Appr	Y			



SerDes System is a Specialized Mixed Signal Circuit







SerDes Designer app: No Need to be a SerDes Expert

Rx

AGC

AGC

CTLE

CTLE

DFE /

CDR

DFECDR

- Design and analyze SerDes systems including transmitters and receivers with arbitrary configuration
- Use parameterized building blocks

Tx

AnalogOut

FFE

FFE

 Perform statistical analysis: eye diagram, BER, bathtub, pulse response....

Channel

Channel

Analogin







rt <u>T</u>ools <u>D</u>esktop <u>W</u>indow <u>H</u>elp

Pulse Response

2.8 3

Statistical Eye

PRBS Waveform

ert <u>T</u>ools <u>D</u>esktop <u>W</u>indow <u>H</u>elp

rt <u>T</u>ools <u>D</u>esktop <u>W</u>indow <u>H</u>elp

60

80

-

Unequalized Equalized

3.2 3.4

Unequalize Equalized

SerDes Top Down Design

- Create a MATLAB script for automation and design space exploration
- Export to Simulink models for time-domain simulation
- Create dual IBIS-AMI models



NATION AND A MAIL A CANDAR CARDAR	Figure 1
s MAILAB SCript to build Serbes System	
•	<u>File Edit View Insert Tools Des</u>
% Build cell array of Tx blocks:	🗋 🖆 🖬 🎍 🗔 🔲 🖽 🖎 🔳
<pre>txBlocks{1} = serdes.FFE;</pre>	Pulse Res
<pre>txBlocks{1}.BlockName = 'FFE';</pre>	0.8
<pre>txBlocks{1}.Mode = 1;</pre>	A
txBlocks{1}.TapWeights = [0 1 0 0 0];	0.6
txBlocks{1}.Normalize = true;	
	0.4
% Build cell array of Bx blocks:	
rxBlocks(1) = serdes.CTLE;	0.2
rxBlocks{1}.BlockName = 'CTLE';	
rxBlocks{1}.Mode = 2;	0
<pre>rxBlocks{1}.ConfigSelect = 0;</pre>	
<pre>rxBlocks{1}.Specification = 'DC Gain and Peaking Gain';</pre>	2.2 2.4 2.6 2.8
rxBlocks{1}.PeakingFrequency = 5000000000;	[ns]
rxBlocks[1].DCGain = [0 -1 -2 -3 -4 -5 -6 -7 -8];	Figure 2
TADIOCKS[1]. PEAKINGBAIN = [0 1 2 3 4 3 6 7 6],	Inguie 2
<pre>rxBlocks{2} = serdes.AGC;</pre>	<u>File Edit View Insert Tools Des</u>
rxBlocks{2}.BlockName = 'AGC';	
rxBlocks{2}.Mode = 1;	
<pre>rxBlocks{2}.TargetRMSVoltage = 0.3;</pre>	0.5
1211 S 1127 12 1212121	14. 0 . 1
rxBlocks{3} = serdes.DFECDR;	
rxBlocks(3).BlockName = 'DrECDR';	
rxBlocks[3] TanWeights = [0 0 0 0]:	
rxBlocks(3).MinimumTap = -1;	Σ 0
rxBlocks{3}.MaximumTap = 1;	
<pre>% Build txModel:</pre>	1004.4.
txAnalogModel = AnalogModel(-0.5
·R·,50,	0 2 4 0
tx = Transmitter([10]
'Blocks', txBlocks,	Figure 3
'AnalogModel',txAnalogModel,	File Edit View Insert Tools Des
'RiseTime',1.000000e-11,	
'VoltageSwingIdeal',1,	
'Name', 'TX');	Statistica
	0.5
Build rXModel: wrDmalorModel - DmalorModel(
InAmatognoder - Anatognoder(
'C'.2.000000e-13);	
rx = Receiver(Σ_0
'Blocks', rxBlocks,	
'AnalogModel',rxAnalogModel,	
'Name', 'RX');	
Build ChannelData: channel = ChannelData (-0.5
Channel = ChannelData(0 20 40
'ChannelLossFreg', 5000000000	[P3]
'ChannelDifferentialImpedance',100);	
% Build SerDes System:	
SymbolTime = le-10;	
<pre>pampiesrersymbol = 10; ModulationLevels = 2;</pre>	
BERtarget = 1e-06:	

15

22

25 -

62 63 -64 -65 -66 - 100



SerDes Toolbox: Simulink Models

- Develop adaptive equalizers using white-box models such as DFE, CTLE, AGC, and CDR
- Use parametrized blocks and algorithms for single-ended and differential signals
- Generate PRBS and custom stimulus patterns supporting PAM4 and NRZ modulation

Simulink Library Browser - × Image: Simulink Library Browser - - SerDes Toolbox/Utilities - - Image: Simulink Coder Support Package for ARP - - Image: Simulink Coder Support Package for ARP - - Image: Simulink Coder Support Package for ARP - - Image: Simulink Coder Support Package for ARP - - Image: Simulink Coder Support Package for STP - - Simulink Coder Support Package for STP - - - Simulink Coder Support Package for ARP - - - - Simulink Coder Support Package for STP - - - - Simulink Coder Support Package for ARP - - - - Simulink Cod						SerDes Toolbox/Datapath Blocks				
 Simular Lobary Drovser Simscape Simscape Multiphysics Library Simulink Coder Support Package for ARM Simulink Requirements Simulink Requirements Simulink Requirements Simulink Requirements Simulink Requirements Simulink Requirements 	Simuliak Library Proweer				~	Robust Control Toolbox		AGC	>>	CDR
 Enter search term Enter search term<		15				> Simscape	10			1.200
SerDes Toolbox/Utilities > Simulink Coder Support Package for ARK > Simulink Coder Support Package for ARK > Simulink Coder Support Package for ARK > Simulink Coder Support Package for NXF * SerDes Toolbox In Analog Channel Out Configuration > Simulink Coder Support Package for NXF > Simulink Coder Support Package for ARM > Simulink Support Package for ARM > Simulink Coder Support Package for ARM > Simulink Coder Support Package for ARM > Simulink Coder Support Package for Android D > Simulink Support Package for Andro	< 🖗 Enter search term 🗸 🍖 🕶 🔀 🕶 🛅	▼ += ②				Simscape Multibody Multiphysics Library Simulink 3D Animation Simulink Coder	>	CTLE	>>	DFE/CDR
Robust Control Toolbox SerDes Toolbox Datapath Blocks Utilities Simulink Coder Support Package for NXF Simulink Coder Support Package for ARM Simulink Support Package for ARM Simulink Support Package for Android D Simulink Support Package for Android D Simulink Support Package for Android D Simulink Support Package for Andro	SerDes Toolbox/Utilities				Simulink Coder Support Package for ARM		CTLE		DFECDR	
Utilities Analog Channel Configuration > Simulink Configuration SimExents Simscape Simulink Design Optimization > Simulink Design Optimization Simscape Multibody Multiphysics Library Simulink Dask Over Real-Time > Simulink Design Optimization Simulink Coder Simulink Coder Support Package for ARM Eye Diagram Stimulus	Robust Control Toolbox	Analog Channel Out 🕨	Configuration			 Simulink Coder Support Package for Bea Simulink Coder Support Package for NXF Simulink Coder Support Package for NXF Simulink Coder Support Package for STN 	,	FFE	>>	Pass-Through
 Simscape Simscape Multibody Multiphysics Library Simscape Multibody Multiphysics Library Simulink 3D Animation Simulink Coder Simulink Coder Support Package for ARM IV Simulink Coder Support Package for ARM IV 	SimEvents	Analog Channel	Configuration			Simulink Control Design Simulial Design	-	FFE		PassThrough
> Simulink Coder Eye Diagram Stimulus > Simulink Real-Time SaturatingAmplifier VGA > Simulink Coder Support Package for ARM I V Simulink Requirements Simulink Support Package for Android D Simulink Support Package for Android D Simulink Support Package for Android D	 > Simscape > Simscape Multibody Multiphysics Library > Simulink 3D Animation 	>\B	Stimulus	Out		Simulink Design Optimization Simulink Design Verifier Simulink Desktop Real-Time Simulink Extras	>	Saturating Amplifier	>>	VGA
Simulink Support Package for Apple IOS	Simulink Coder Simulink Coder Support Package for ARM < <	Eye Diagram	Stimulus			Simulink Real-Time Simulink Requirements Simulink Support Package for Android D Simulink Support Package for Apple iOS		SaturatingAmplifier		VGA
	TLAB EXPO 2019					Simulink Support Package for PARROT N				

🗇 🌳 Enter search term 🗸 🗛 🔻 🔀 🕶 🗂 🖛 🕂 🥲



X



MathWorks[®]



Agenda

- Motivation
- System Level Design of Mixed-Signal and SerDes Blocks
- Linking System Design to Circuit Design
- Conclusion







Generate SystemVerilog Module for EDA Tools

- 1. Make the Simulink model / MATLAB code compliant with C code generation
- 2. Generate C code
- 3. Automatically wrap the C code using the DPI-C interface (UVM Compliant Models)
- 4. Import, build and simulate an equivalent behavioral SystemVerilog model in your IC design tool





Benefits of C Code Generation and DPI-C Export

- Fast simulation using the native SystemVerilog API
- IC design tool independent
- Uses mature C code generation technology to provide real-number models
- Most suitable for testbench generation and IC verification (regression tests)
- Supports discrete and continuous time signals
- Supports code generation from MATLAB and Simulink





Endorsed Workflow by STARC

A Next-Generation Workflow for System-Level Design of Mixed-Signal Integrated Circuits

By Kunihiko Tsuboi and Nobutaka Okumura, STARC

In the competitive world of mixed-signal design, project delays are deadly for profitability. Design cycles are short, and the market moves very quickly, giving a competitive edge to any company that manages to accelerate its design process. At the Semiconductor Technology Academic Research Center (STARC), we have been given the mission of finding a way to cut design time in half and eliminate costly respins for our supporting companies. We have achieved this goal with our new system-level design flow.

Our system-level design flow (which we call STARCAD-AMS) starts with rapid and extensive behavioral modeling in Simulink^{*}. Once we have a design that works at the system level, we generate C code from our Simulink models and import it into Cadence^{*} Virtuoso^{*}, where it is simulated using AMS Designer. We use our C code to verify the correctness of our circuit-level designs. We have benchmarked our STARCAD-AMS flow using a sigma-delta analog-to-digital converter (ADC) design. Our results show that design time is cut in half. (*)



DPI-C Customer Successes – NXP Semiconductors, India

Q

Verification Metrics

- Leveraged DPI-C to perform advanced verification using MATLAB functions
- Moved to a more efficient verification
- Sign off tool leveraged due to UVM com of DPI-C model generation



(*) Verifying hardware implementation of automotive radar signal processing with MATLAB, Sainath K, Shashank V

EXTERNAL USE

(*)



Agenda

- Motivation
- System Level Design of Mixed-Signal and SerDes Blocks
- Linking System Design to Circuit Design
- Conclusion and Next Steps



Conclusion

- Rapid system level design of mixed-signal IC's using architectures or from building blocks
- Build SerDes systems like never before using SerDes designer app
- Perform advanced analysis using measurement test benches and visualization capabilities
- Link with IC design tools to model implementation impairments and reuse testbenches
- Deliver DPI-C compliant SV models and IBIS-AMI to customers (internal and external)



MathWorks^{*}





System Design and Modeling with Simulink

This three-day course uses basic modeling techniques and tools to demonstrate how to develop Simulink block diagrams for signal processing applications. Simulink

Topics include:

- Modeling single-channel and multi-channel discrete dynamic systems
- Implementing sample-based and frame-based processing
- Modeling mixed-signal (hybrid) systems
- Developing custom blocks and libraries
- Performing spectral analysis with Simulink
- Integrating filter designs into Simulink
- Modeling multirate systems
- Incorporating external code









MATLAB EXPO 2019



Please provide feedback for this block of sessions



- Scan this QR Code or log onto link below (link also sent to your phone and email)
- http://bit.ly/expo19-feedback
- Enter the registration id number displayed on your badge
- Provide feedback for this session

Email: Aniruddha.Dayalu@mathworks.in

LinkedIn: https://www.linkedin.com/in/aniruddhadayalu