

# MATLAB EXPO 2019


## Adopting Model-Based Design for FPGA, ASIC, and SoC Development

Hitu Sharma

Application Engineer- Signal Processing, HDL & Communication



# Agenda

- 
- Why Model-Based Design for FPGA, ASIC, or SoC?
  - How to get started
    - General approach – collaborate to refine with implementation detail
    - Re-use work to help RTL verification
    - Hardware architecture
    - Fixed-point quantization
    - HDL code generation
    - Chip-level architecture
  - Customer results


# FPGA, ASIC, and SoC Development Projects



**67%** of ASIC/FPGA projects are **behind schedule**

Over **50%** of project time is spent on **verification**


**75%** of ASIC projects require a **silicon re-spin**



**84%** of FPGA projects have non-trivial bugs escape into production



# Many Different Skill Sets Need to Collaborate




- Poor communication across teams
- Key decisions made in silos
- System-level issues found in late stages
- Hard to adapt to changing requirements

“In our previous, document-based design workflow, each team developed its own specification. This created a communication gap between the teams, as well as delays and the increased risk of error”

Noritaka Kosugi, Kazuyuki Hori, and Yuji Ishida

Hitachi


# SoC Collaboration with Model-Based Design



# Agenda



- Why Model-Based Design for FPGA, ASIC, or SoC?
- » ■ How to get started
  - General approach – collaborate to refine with implementation detail
  - Re-use work to help RTL verification
  - Hardware architecture
  - Fixed-point quantization
  - HDL code generation
  - Chip-level architecture
- Customer results

# General Approach: Use the Strengths of MATLAB and Simulink



**MATLAB**

- ✓ Large data sets
- ✓ Explore mathematics
- ✓ Control logic
- ✓ Data visualization



**Simulink**

- ✓ Parallel architectures
- ✓ Timing
- ✓ Data type propagation
- ✓ Mixed-signal modeling

# Partition Hardware-Targeted Design, System Context, Testbench

Algorithm  
Stimulus

Hardware  
Algorithm

Software  
Algorithm

Analysis

## Create input stimulus

```
function [ CorrFilter, RxSignal, RxFxPt ] = pulse_detector_stim

% Create pulse to detect
rng('default');
PulseLen = 64;
theta = rand(PulseLen,1);
pulse = exp(1i*2*pi*theta);

% Insert pulse to Tx signal
rng('shuffle');
TxLen = 5000;
PulseLoc = randi(TxLen-PulseLen*2);

TxSignal = complex(zeros(TxLen,1));
TxSignal(PulseLoc:PulseLoc+PulseLen-1) = pulse;

% Create Rx signal by adding noise
Noise = complex(randn(TxLen,1),randn(TxLen,1));
RxSignal = TxSignal + Noise;


% Scale Rx signal to +/- one
scale1 = max(abs(real(RxSignal)),abs(imag(RxSignal)));
```

## MATLAB golden reference

```
% Create matched filter coefficients
CorrFilter = conj(flip(pulse))/PulseLen;

% Correlate Rx signal against matched filter
FilterOut = filter(CorrFilter,1,RxSignal);

% Find peak magnitude & location
[peak, location] = max(abs(FilterOut));
```





# Streaming Algorithms: MATLAB or Simulink...or Both

## Hardware friendly implementation of peak finder

Instead of calculating the maximum value of the entire frame, we look for a local peak within a sliding window of the last 11 samples using the following criteria:

- The middle sample is the largest
- The middle sample is greater than a pre-defined threshold

```
WindowLen = 11;
MidIdx = ceil(WindowLen/2);
threshold = 0.03;

% Compute magnitude squared to avoid sqrt operation
MagSqOut = abs(FilterOut).^2;



% Sliding window operation
for n = 1:length(FilterOut)-WindowLen

    % Compare each value in the window to the middle sample via s
    DataBuff = MagSqOut(n:n+WindowLen-1);
    MidSample = DataBuff(MidIdx);
    CompareOut = DataBuff - MidSample; % this is a vector


    % if all values in the result are negative and the middle sam
    % greater than a threshold, it is a local max
    if all(CompareOut <= 0) && (MidSample > threshold)
        peak_2 = MidSample;
        location_2 = n + (MidIdx-1);
    end
end
```

```
% Simulate model
sim('pulse_detector_v1')
```


```
% Correlation filter output
FilterOutSL = squeeze(logsout.getE
compareData(real(FilterOut),real(F
compareData(imag(FilterOut),imag(F
```




Stream input data using  
"Signal From Workspace" block




# Refine Algorithm and Verify Against Golden Reference




# Generate SystemVerilog DPI Components for RTL Verification




- Reuse MATLAB/Simulink models in verification
  - Scoreboard, stimulus, or models external to the RTL
    - Generate from frame-based or streaming algorithm
    - Floating-point or fixed-point
    - Individual components or entire testbench
  - Runs natively in SystemVerilog simulator
  - Eliminate re-work and miscommunication
  - Save testbench development time
  - Easy to update when requirements change



# What if there's a mismatch?




- Co-simulate with 3<sup>rd</sup>-party HDL simulator
  - Reuse MATLAB/Simulink test environment
  - Run HDL design in a supported simulator\*
  - Generate co-simulation infrastructure and handshaking
  - Analyze both the design and test environment




# Collaborate to Add Hardware Architecture


Optimize architecture design for hardware goals




Specify HDL implementation options



# Fixed-Point Streaming Algorithms: Manual Approach




# Fixed-Point Streaming Algorithms: Automated Approach





# Automatically Generate Production RTL



- Choose from over 250 supported blocks
  - Including MATLAB functions and Stateflow charts
- Quickly explore implementation options
  - Micro-architectures
  - Pipelining
  - Resource sharing
  - Fixed-point or native floating point
- Generate readable, traceable Verilog/VHDL
  - Optionally generate AXI interfaces with IP core
- Quickly adapt to changes and re-generate
- Production-proven across a variety of applications and FPGA, ASIC, and SoC targets




# Agenda

- Why Model-Based Design for FPGA, ASIC, or SoC?
- How to get started
  - General approach – collaborate to refine with implementation detail
  - Re-use work to help RTL verification
  - Hardware architecture
  - Fixed-point quantization
  - HDL code generation
  - Chip-level architecture
- » ▪ Customer results

# Model-Based Design Results for Communications System Development at Hitachi

## Design Engineer Months



## Solution

Adopted Model-Based Design to enable teams to verify the specification via a model in a shared simulation environment. The system design and FPGA design teams use the model as an executable specification. The model is refined and elaborated throughout the design process, and HDL code is automatically generated for logic synthesis and implementation.

## Results


- 70% effort reduction for design projects
- Nearly equivalent FPGA performance, power, and resource usage
- Adopted across more than 10 product development projects

**“We have adopted Model-Based Design with MATLAB® and Simulink® as our standard development workflow for FPGA design. As a result, we have improved communication between teams, reduced development time, and reduced risk by evaluating system performance early in the design process.”**

[Link to article](#)

MATLAB EXPO 2019

# Getting Started Collaborating with Model-Based Design




- ☐ Refine algorithm toward implementation
- ☐ Verify refinements versus previous versions
- ☐ Generate verification models
- ☐ Add hardware implementation detail and generate optimized RTL
- ☐ Simulate System-on-Chip architecture


- Eliminate communication gaps
- Key decisions made via cross-skill collaboration
- Identify and address system-level issues before implementing subsystems
- Adapt to changing requirements with agility

# MATLAB EXPO 2019


What's New!



# Model and Simulate SoC Architecture



Implementation Knowledge




- Simulate behavior and latency
  - Algorithm, memory, internal and external connectivity
  - Scheduling and OS effects
  - Real streaming I/O data
- Diagnose software performance and hardware utilization
- Adjust core algorithms so they work in the actual hardware context

# Enhanced Data Type Support for SystemVerilog DPI

## Generation: Enum

DPI feature will generate SystemVerilog enum from Simulink and MATLAB enum data types on interface.



Before

```
7 module Subsystem_dpi(  
8     input clk,  
9     input clk_enable,  
10    input reset,  
11    /* Simulink signal name: 'In1' */ enum support  
12    input int unsigned In1,  
13    /* Simulink signal name: 'Out1' */  
14    output int unsigned Out1  
15 );
```


After

```
11 module Subsystem_dpi(  
12     input bit clk,  
13     input bit clk_enable,  
14     input bit reset,  
15     /* Simulink signal name: 'In1' */  
16     input BasicColors In1 ,  
17     /* Simulink signal name: 'Out1' */  
18     output BasicColors Out1  
19 );
```

# PCI Express based MATLAB as AXI Master for Xilinx FPGA Boards

**Provide HDL IP core for Xilinx Vivado designs to support AXI4 read and write operations over a PCI Express connection.**

- Provides faster performance than JTAG and Ethernet based MATLAB as AXI Master
- Not board specific.
- Demo available:
  - `copyXilinxFPGAExampleFiles('pcieaximaster')`
- To use on host:
  - `mem = aximaster('Xilinx', 'Interface', 'PCle');`
  - `writememory(mem, 'C000000', wrdata);`
  - `rddata = readmemory(mem, 'C00000000', 'uint8');`



## Learn More

- Next steps to get started with:
  - Verification: [Improve RTL Verification by Connecting to MATLAB webinar](#)
  - Fixed-point quantization: [Fixed-Point Made Easy webinar](#)
  - Incremental refinement, HDL code generation: [HDL self-guided tutorial](#)
- Visit us at the demo booth for detailed update on SoC block set and HDL Verifier workflow.



# Training Services

*Exploit the full potential of MathWorks products*

Flexible delivery options:

- Public training available in several cities
- Onsite training with standard or customized courses
- Web-based training with live, interactive instructor-led courses

More than 48 course offerings:

- Introductory and intermediate training on MATLAB, Simulink, Stateflow, code generation, and Polyspace products
- Specialized courses in control design, signal processing, parallel computing, code generation, communications, financial analysis, and other areas





## Generating HDL Code from Simulink

This two-day course shows how to generate and verify HDL code from a Simulink® model using HDL Coder™ and HDL Verifier™






### Topics include:

- Preparing Simulink models for HDL code generation
- Generating HDL code and testbench for a compatible Simulink model
- Performing speed and area optimizations
- Integrating handwritten code and existing IP
- Verifying generated HDL code using testbench and cosimulation

# Verification and Validation of Simulink Models

After this 1-day course you will be able to:

- Verify models using simulation test cases.
- Verify models using formal methods.
- Automate the execution and documentation of test suites.





## Speaker Details

Email: [hitu.sharma@mathworks.in](mailto:hitu.sharma@mathworks.in)

Lined in : <https://www.linkedin.com/in/hitu-sharma-99095218/>

## Contact MathWorks India

Call: 080-6632-6000

Email: [info@mathworks.in](mailto:info@mathworks.in)

**Your feedback is valued.**

**Please complete the feedback form provided to you.**