MATLAB EXPO 2018

Hardware and Software Co-Design for Motor Control Applications

Gaurav Dubey Durvesh Kulkarni







Key trend: Increasing demands from motor drives

- Advanced algorithms require faster computing performance.
 - Field-Oriented Control
 - Sensorless motor control
 - Vibration detection and suppression
 - Multi-axis control









Key Trend: SoCs are now used in 36% of new FPGA projects





Punch Powertrain develops complex SoC-based motor control

- Powertrains for hybrid and electric vehicles
- Need to increase power density and efficiency at a reduced cost
 - Integrate motor and power electronics in the transmission
- New switched reluctance motor
 - Fast: 2x the speed of their previous motor
 - Target to a Xilinx[®] Zynq[®] SoC 7045 device
 - Complex: 4 different control strategies
- No experience designing FPGAs!

Link to video of presentation



- Designed integrated E-drive: Motor, power electronics and software
- ✓ 4 different control strategies implemented
- ✓ Completed in 1.5 years with 2FTE's
- ✓ Models reusable for production
- Smooth integration and validation due to development process – thorough validation before electronics are produced and put in the testbench



Takeaways

Model-Based Design for SoC FPGAs

- Enables early validation of specifications using simulation
- Improves design team collaboration and designer productivity.
- Reduces hardware testing time by 5x



What's an SoC?





Challenges in using SoCs for Motor and Power Control

- Integration of software and hardware partitions of algorithm on SoC drives need for collaboration
- Validation of design specifications with limits on access to motors in labs.
- How to make design decisions that cut across system components?



Why use Model-Based Design to develop motor control applications on SoCs?

- Enables early validation of specifications using simulation months before hardware is available.
- Improves design team collaboration and designer productivity by using a shared design environment.
- Reduces hardware testing time by 5x by shifting design from lab to the desktop



SoC Hardware Setup





Velocity Control

- 1 kHz
- ARM Core























Test controller algorithm with simulation





Conceptual workflow targeting SoCs





Hardware/software partitioning





MATLAB EXPO 2018

17



Code Generation





Code Generation

C Code

Generating Industry Standards Production C Code Using Embedded Coder 16:30–17:15

Code Generation Report		_ [] ×		
Find:	🐨 🔮 Match Case			
Contents	File: focZynqC.c	Ê		
Summary	1 /*			
Subsystem Report	2 * File: facZynqC.c			
Code Interface Report	3 * 4 * Code generated for Simuliak model 'forZynaf'			
Traceability Report	5 *			
Static Code Metrics Report	6 * Model version : 1.573 7 * Simulink Coder version : 8.12 (R2017a) 16-Feb-2017 8 * C/C++ source code generated on : Wed Apr 19 21:48:11 2017			
Code Replacements Report	9 * 10 * Target selection: ert.tLc 11 * Embedded hardware selection: ARM Compatible->ARM Cortex			
Generated Code	12 * Code generation objectives: Unspecified 13 * Validation result: Not run			
(-) Main file	24 */			
ert_main.c	16 Winclude "focZyngC.h"			
- Model files	17 #include "focZynqC_private.h"			
foc7ynoC.cl	18 30 /* Nomed constants for Chart: '/Roots/Mode Schedular' */			
focZyngC.h	20 #define focZynqC_IN_Closed_Loop ((uint8_T)2U)			
focZynoC, private h	21 #define focZynqC_IN_Enable_Inverter ((uint8_T)10)			
for Tunne C. human h	23 #define focZyngC_IN_Error ((uint8_1)20) 23 #define focZyngC IN Find Encoder Index ((uint8_1)10)			
ioczynąc_types.n	* 1	- I		
		1		

HDL Code

Designing and Prototyping Digital Systems on SoC FPGAs 16:30–17:15

Code Generation Report					_ [] ×
Find:		Match Case			
ontents A mmary ammary lock Summary ode Interface Report high-level Resource pept pet Distibuted Paleining Streaming and Sharing Dealy Balancing Adaptive Pipelining accessibility Report	File: for 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 16 17 18 19 10 11 12 14 15 10 10 10 10 10 10 10 10 10 10	22mgHdLvhd Pile Namer bdl prj\hdisc' Created 2017-06-19 2225 demerated by MATLAB 9.2 ar Make and Clocking Denails Make and Clocking Denails Make and Clocking Denails Say of the Say	foolyngHdl\foolyn 53 d HDL Coder 3.10 r: 2e-08 equest: 2000x	nqild1 - vhd	
ienerated Source Files ocZynqHdl_pkg.vhd		 Output Signal	Clock Enable	Sample Time	
DC_Count_To_Current.vhc Mod_Two_Pi_Once.vhd ncoder_Count_To_Rotor_F	24 25 26 27 28 10	IP_Encoder_Count_Per_Revol IF_Encoder_A_Leads_B IF_PMM_Counter_Max IF_PMM_Dead_Time_Count IF_PMM_Dead_Time_Count IF_Inverser_Enskie	Cutionce out ce_out ce_out ce_out ce_out	4e-05 4e-05 4e-05 4e-05 4e-05	
				QK	Help



Deploy Bitstream to Programmable Logic

	HDL Workflow Advisor - focZynqHdl	
	File Edit Run Settings Help	
	Find: Image: Constraint of the system of	1.1. Set Target Device and Synthesis Tool Analysis (^Triggers Update Diagram) Set Target Device and Synthesis Tool for HDL code generation Input Parameters Target workflow: IP Core Generation Target platform: ZedBoard and FMCMOTCON2 Synthesis tool: Xilinx Vivado
1.1. Set Target Device and Synthesis Tool		Iq Device: xc7z020
Analysis (^Triggers Update Diagram)		ig484 v Speed: -1 v
Set Target Device and Synthesis Tool for HDL code generation	1	er: hdl_prj Browse
Input Parameters		et Library (for noating-point synthesis support)
Target workflow: IP Core Generation		sk
		Not Run
Target platform: ZedBoard and PMCMOTCON2		
Synthesis tool: Xilinx Vivado		
Family: Zynq	Device: xc7z020	
Package: clg484	▼ Speed: -1	
Project folder: hdl_prj		
Set Target Library (for floating-point synthesis support)		
		Help Apply



Set Target Interface for Bitstream





Build FPGA Bitstream





Zynq ARM Deployment

Field-Oriented Control of Velocity Zynq ARM Deployment for AD-FMCMOTCON2





3T Develops Robot Emergency Braking System with Model-Based Design

Challenge

Design and implement a robot emergency braking system with minimal hardware testing

Solution

Model-Based Design with Simulink and HDL Coder to model, verify, and implement the controller

Results

- Cleanroom time reduced from weeks to days
- Late requirement changes rapidly implemented
- Complex bug resolved in one day

"With Simulink and HDL Coder we eliminated programming errors and automated delay balancing, pipelining, and other tedious and error-prone tasks. As a result, we were able to easily and quickly implement change requests from our customer and reduce time-to-market."

Ronald van der Meer

3T









Why use Model-Based Design to develop motor control applications on SoCs?

Challenges:

- Integration of software and hardware partitions of algorithm on SoC drives need for collaboration
- Validation of design specifications with limits on access to motors in labs.
- How to make design decisions that cut across system?

Model-Based Design

- Enables early validation of specifications using simulation months before hardware is available.
- Improves design team collaboration and designer productivity by using a shared design environment.
- Reduces hardware testing time by 5x by shifting design from lab to the desktop



Learn More

- Visit us in the Technology Showcase
 - Field-Oriented-Control based Motor Control Application using System-on-Chip (SoC) Architecture
 - Achieve Industry & Safety Standards Compliance using Efficient Model Verification & Validation and Production Code Generation
 - Model-Based Design for Software-Defined Radio
- Videos
 - HDL Coder: Native Floating Point
- Webinars
 - Prototyping SoC-based Motor Controllers on Intel SoCs with MATLAB and Simulink
 - How to Build Custom Motor Controllers for Zynq SoCs with MATLAB and Simulink
- Articles
 - How Modeling Helps Embedded Engineers Develop Applications for SoCs (MATLAB Digest)
 - MATLAB and Simulink Aid HW-SW Codesign of Zynq SoCs (Xcell Software Journal)
- Tutorials:
 - Define and Register Custom Board and Reference Design for SoC Workflow
 - Field-Oriented Control of a Permanent Magnet Synchronous Machine on SoCs



MathWorks is honored to receive the Embedded World Award 2017 in the Tools Category for HDL Coder. http:// owl.li/nBzd309XYxW



²⁸⁸ interessant • 6 commentaren



Speaker Details

Email: <u>Durvesh.Kulkarni@mathworks.in</u> LinkedIn: <u>https://www.linkedin.com/in/durvesh-</u> <u>kulkarni-17402527/</u>

Speaker Details

Email: <u>Gaurav.Dubey@mathworks.in</u> LinkedIn:<u>https://www.linkedin.com/in/gauravdube</u> <u>y4/</u>

- Share your experience with MATLAB & Simulink on Social Media
 - Use #MATLABEXPO
 - I use #MATLAB because...... Attending #MATLABEXPO
 - Examples
 - I use #MATLAB because it helps me be a data scientist! Attending #MATLABEXPO
 - Learning new capabilities in #MATLAB and #Simulink at #MATLABEXPO.

• Share your session feedback:

Please fill in your feedback for this session in the feedback form

Contact MathWorks India

Products/Training Enquiry Booth Call: 080-6632-6000 Email: info@mathworks.in