

MATLAB EXPO 2018


Simulation, prototyping and
verification of standards-based
wireless communications

Gerald Albertini





A Myriad of Wireless Standards

...and growing complexity




From Design to Prototype *and beyond*



- A **common** design environment across multiple teams
- Target **off-the-shelf** hardware for **prototype** development
- Minimize time to market



Modeling Wireless Standards with MATLAB & Simulink



Typical Use Cases



```
VHT format detected
Decoding L-SIG...
L-SIG check pass
L-SIG EVM: 1.89% RMS
RXTIME: 84us
Number of samples in packet: 6720
```

Golden Reference for Verification

Verify in-house PHY models

End-to-End Link-Level Simulation

How do design choices affect system performance?

Signal Generation and Analysis


Test with live data

Signal Information Recovery

Decode real-world signals

WLAN System Toolbox


Supported Standards




LTE System Toolbox

Granularity

PDSCH Example



Wireless Modeling Challenges





Wireless Digital Video Broadcasting with RF Beamforming

Model a digital video broadcasting system which includes phased array antennas. The baseband transmitter, receiver and channel are realized

[Open Script](#)


Wireless design challenges

The Model Based Design Advantage




Requires 7 different skills to be successful!
at least


DEMO Modeling 802.11ad – Including Beamforming



- Uniform linear array of 4 elements (TX & RX)
- MIMO channel with 6 scatterers
- PER and EVM for 802.11ad link




Modelling 802.11ad Beamforming






Working with Real Signals

Going beyond simulation



Supported Hardware for Radio Connectivity



| | |
|---|---|
|  | <p>Signal Generator and Analyser</p> <p>Keysight, R&S, NI, Tektronix, ... High quality RF front end Wide frequency range, high bandwidth</p> |
|  | <p>SDR</p> <p>USRP, PLUTO, Zynq, ... Customizable RF front end Sizable FPGA for targeting designs</p> |
|  | <p>Ultra low-cost SDR</p> <p>RTL-SDR, ... Low bandwidth Receive only</p> |



Instrument Control Toolbox




SDR Hardware Support Package

DEMO


Radio I/O

Stream Over the Air signals – Explore spectrum



Highlights

Modelling MIB Decoding




- Emulate the User Equipment using a SDR
- Implement LTE Cell Search procedure
- Physical layer processing:
 - Cell search
 - Time and frequency offset estimation and correction
 - OFDM demodulation
 - Channel estimation and equalization
 - PBCH Demodulation
 - BCH Decoding
 - MIB Parsing

3GPP TS36.331 Section 6.2.2

Highlights

Modelling MIB Decoding



– Golden reference

- Ensure my implementation is correct
- E.g. PSS/SSS sequence for cell search


– Algorithm development

- Link-level simulation to analyse receiver IP performance
- E.g. channel estimation

– Verification

- Capture and decode over-the-air waveforms offline
- Verify behaviour before moving to HW

3GPP TS36.331 Section 6.2.2

DEMO**LTE Scanner**

LTE Cell Scanner

LTE Scanner
— □ ×

Search for LTE Cell settings and information from within a chosen frequency range.

Search settings

Receiver hardware:

LTE band number:

LTE band frequency (MHz):

User defined frequencies:

Cell information recovery:

Reference signal plot type:

Reference Signal Measurement vs. Frequency

Cell ID: 456
NDRB: 50

Status output:

```
Hardware connection already established and configured.
Starting search:
Searching 806 MHz...
Recovering cell settings for 806 MHz.
Successfully decoded MIB settings at 806 MHz.
NDRB=50.
Searching 807 MHz...
Search complete.
```

Choose recovered cell information:

| Cell settings from MIB decoding | | Reference signal measurements | |
|---------------------------------|---------|----------------------------------|-----------|
| Frequency: | 806 MHz | RSRP: | 35.96 dBm |
| DuplexMode: | FDD | RSRQ: | -21.81 dB |
| CyclicPrefix: | Normal | RSSI: | 65.61 dBm |
| NDRB: | 50 | PDSCH settings from DCI Decoding | |
| NCellID: | 456 | RNTI: | |
| NSubframe: | 0 | PRBSet: | |
| CellRefP: | 2 | NLayers: | |
| PHICHDuration: | Normal | Modulation: | |
| Ng: | One | RV: | |
| NFrame: | 181 | TxScheme: | |

From Design To Hardware

MATLAB


- Large data sets
- Explore mathematics
- Data visualization

Simulink




- Model HW Parallel architectures
- Simulation
- Code Generation Capabilities

Targeting FPGA and ASIC

- Streaming design
- Implementation detail
- Architectural specification
- Verification




Typical Workflow




- Modeling & Simulation
- Radio I/O
Streaming real-world data
- Deploy on hardware
- Standalone operation


Zynq SDR - Hardware Support Package




Real Time LTE Frequency Scanner



Targeting an algorithm to the FPGA and ARM




LTE Cell Scanner Example: Algorithm



- Model Algorithm
- Generate Bitstream
- SW Interface Model
- Run on Hardware

LTE Cell Scanner Example: Generation



- Model Algorithm
- **Generate Bitstream**
- SW Interface Model
- Run on Hardware

HDL Advisor

Step by Step Assistant: Set Target

🟢 HDL Workflow Advisor - zynqRadioHWSWLTEMIBDetectorAD9361AD9364SL/L

File Edit Run Help

Find: ↩ ↪

- ▼ HDL Workflow Advisor
 - ▼ 1. Set Target
 - ✓ ^1.1. Set Target Device and Synthesis Tool
 - ✓ ^1.2. Set Target Reference Design
 - ✓ ^1.3. Set Target Interface
 - > 2. Prepare Model For HDL Code Generation
 - > 3. HDL Code Generation
 - > 4. Embedded System Integration

1.3. Set Target Interface

Analysis (^Triggers Update Diagram)

Set target interface for HDL code generation

Input Parameters

Processor/FPGA synchronization:

Target platform interface table

| Port Name | Port Type | Data Type | Target Platform Interfaces | Bit Range |
|-----------------|-----------|-------------|----------------------------|-----------|
| RxDataI_In | Inport | sfix16_E... | Rx data I1 In [0:15] | [0:15] |
| RxDataQ_In | Inport | sfix16_E... | Rx data Q1 In [0:15] | [0:15] |
| RxDataValid_In | Inport | boolean | Rx data Valid In | [0] |
| start | Inport | boolean | AXI4-Lite | x"104" |
| externalDataSel | Inport | boolean | AXI4-Lite | x"108" |
| RxDataI_Out | Outport | int16 | Rx data I1 Out [0:15] | [0:15] |
| RxDataQ_Out | Outport | int16 | Rx data Q1 Out [0:15] | [0:15] |






HDL Advisor

Step by Step Assistant: Check Model

✔ HDL Workflow Advisor - zynqRadioHWSWLTEMIBDetectorAD9361AD9364SL/L

File Edit Run Help

Find: ⏪ ⏩

- ▼  HDL Workflow Advisor
 - >  1. Set Target
 - ▼  2. Prepare Model For HDL Code Generation
 - ✔ 2.1. Check Global Settings
 - ✔ ^2.2. Check Algebraic Loops
 - ✔ ^2.3. Check Block Compatibility
 - ✔ ^2.4. Check Sample Times
 - >  3. HDL Code Generation
 - >  4. Embedded System Integration

2. Prepare Model For HDL Code Generation

HDL Workflow Advisor

Analysis

Check and Prepare Model for HDL code generation

Show report after run

Report

Report: [...\report_1332.html](#)

Date/Time: 25-May-2018 17:44:44

Summary: ✔ Pass: 4 ✖ Fail: 0 ⚠ Warning: 0

HDL Advisor

Step by Step Assistant: Generate HDL

✔ HDL Workflow Advisor - zynqRadioHWSWLTEMIBDetectorAD9361AD93

File Edit Run Help

Find:

- ▼ HDL Workflow Advisor
 - > 1. Set Target
 - > 2. Prepare Model For HDL Code Generation
 - ▼ 3. HDL Code Generation
 - > 3.1. Set Code Generation Options
 - ✔ ^3.2. Generate RTL Code and IP Core
 - > 4. Embedded System Integration

3.2. Generate RTL Code and IP Core

Analysis (^Triggers Update Diagram)

Generate RTL code and IP core for embedded system

Input Parameters

IP core name:

IP core version:

IP core folder:

IP repository:

Additional source files:

Generate IP core report

Result: ✔ Passed

Generated HDL Code

Navigating Code and Viewing Reports

```

18 -----
19 LIBRARY IEEE;
20 USE IEEE.std_logic_1164.ALL;
21 USE IEEE.numeric_std.ALL;
22
23 ENTITY LTE_MIB_HDL_ip_src_QPSK_Demod IS
24     PORT( Inl_re      : IN    std_logic_vector(18 DOWNTO 0); -- sfix19_En7
25           Inl_im      : IN    std_logic_vector(18 DOWNTO 0); -- sfix19_En7
26           bit0        : OUT   std_logic_vector(18 DOWNTO 0); -- sfix19_En7
27           bit1        : OUT   std_logic_vector(18 DOWNTO 0); -- sfix19_En7
28           );
29 END LTE_MIB_HDL_ip_src_QPSK_Demod;
30
31
32 ARCHITECTURE rtl OF LTE_MIB_HDL_ip_src_QPSK_Demod IS
33
34     -- Signals
35     SIGNAL Inl_re_signed      : signed(18 DOWNTO 0); -- sfix19_En7
36     SIGNAL Inl_im_signed      : signed(18 DOWNTO 0); -- sfix19_En7
37     SIGNAL Unary_Minus_cast   : signed(19 DOWNTO 0); -- sfix20_En7
38     SIGNAL Unary_Minus_cast_1 : signed(19 DOWNTO 0); -- sfix20_En7
39     SIGNAL Unary_Minus_cast_2 : signed(19 DOWNTO 0); -- sfix20_En7
40     SIGNAL Unary_Minus_cast_3 : signed(19 DOWNTO 0); -- sfix20_En7
41     SIGNAL Unary_Minus_outl_re : signed(18 DOWNTO 0); -- sfix19_En7
42     SIGNAL Unary_Minus_outl_im : signed(18 DOWNTO 0); -- sfix19_En7

```

l.vhd

er/PBC

report

OK Help

HDL Advisor

Step by Step Assistant: SW Model & Bitstream

HDL Workflow Advisor - zynqRadioHWSWLTEMIB

Zynq Radio Software Interface Model: zynqRadioHWSWLTEMIBDetectorAD9361AD9364SL



File Edit Run Help

Find:

- ▼ HDL Workflow Advisor
 - > 1. Set Target
 - > 2. Prepare Model For HDL Code
 - > 3. HDL Code Generation
 - ▼ 4. Embedded System Integratio
 - ✓ 4.1. Create Project
 - 4.2. Generate Software Inter
 - 4.3. Build FPGA Bitstream
 - 4.4. Program Target Device

This model contains blocks that can be used for software generation.


Generated by HDL Workflow Advisor on 25-May-2018 18:19:26



Software Interface

Runs on ARM processor

Center Frequency




Send results to host over Ethernet, for display


- Model Algorithm
- Generate Bitstream
- **SW Interface Model**
- Run on Hardware

Targeting Workflow

Review







Run on Hardware




Extending Standards

LTE to 5G



Conclusions

- **Wireless Designs starts with MATLAB**
 - Prove algorithm and design with **simulation** and **over-the-air signals**
 - Generate customizable waveforms to verify conformance to the latest **5G, LTE, and WLAN standards**
 - **Automatically generate HDL or C** code for prototyping and implementation without hand-coding



Thank you!