

# MATLAB EXPO

## MATLAB和Simulink在电路仿真中的应用

周前程



赵晨星




## Agenda

- 基于 Simscape 的电路仿真
- 射频电路仿真
- 高速电路信号完整性仿真


# 基于 Simscape 的电路仿真

- Simscape 特性
  - 基于原理图建模
  - 时域仿真 + 频域分析
  - 多物理域 + 控制系统仿真
  - 开放的自定义元件与物理域接口




# 电气元件库


## 无源器件




## 半导体器件




## IC




# 建立电路模型




# 添加元件到模型中



# 建立元件连接关系






# 设置模块参数



# 电路分析


- 在Simulink中进行电路分析






# 电路分析



- 在Simulink中进行电路分析



```
io = getlinio(bdroot);
op = operpoint(bdroot);
sys = linearize(bdroot,io,op);
```




**sys** contains A,B,C,D state-space matrices





# 电路分析



## 频域与时域仿真对比



状态方程模型


# 电源系统设计

## 闭环仿真




# 电源系统设计

## 精细化器件建模




导通特性



开关断特性

从datasheet建模

动态、静态、温升



N-Channel  
MOSFET 1

SPICE  
Simulator

暂态开关断性能  
损耗与温升


利用SPICE Netlist 15

# 电源系统设计


## 功率器件特性模拟 - 双脉冲测试

### 驱动与功率器件

#### IGBT Dynamic Characteristics




### 暂态仿真




# 电源系统设计

## 电源温升建模

散热模型





温升仿真



# 多物理域系统

## 扬声器



Electric circuit

Mechanic Movement



Acoustic Domain

原生支持

Simscape Language  
自定义

# 基于 Simscape Language 自定义元件

- 类MATLAB语言， 定义物理域、 元件和库
  - 基于MATLAB
  - 面型对象， 方便重用
  - 生成Simulink模块
  - 支持二进制 IP 保护



```

MATLAB
Editor - C:\+MyComponents\LossyUltraCapacitor.ssc
1 component LossyUltraCapacitor
2 % Lossy Ultracapacitor
3 % Models an ultracapacitor with resistive losses.
4 nodes
5 p = foundation.electrical.electrical; % +:top
6 n = foundation.electrical.electrical; % -:bottom
7 end
8 parameters
9 C0 = { 1, 'F' }; % Nominal capacitance C0 at V=0
10 Cv = { 0.2, 'F/V' }; % Rate of change of C with voltage V
11 R = { 2, 'Ohm' }; % Effective series resistance
12 Rd = { 500, 'Ohm' }; % Self-discharge resistance
13 end
14 variables
15 i = { 0, 'A' }; % Current through variable
16 v = { 0, 'V' }; % Voltage across variable
17 vc = { 0, 'V' }; % Capacitor voltage
18 end
19 function setup
20 if R <= 0
21 error('Resistance must be greater than zero')
22 end
23 end
24 branches
25 i : p.i -> n.i; % Through variable i from node p to node n
26 end
27 equations
28 v == p.v - n.v; % Across variable v from p to n
29 i == (C0 + Cv*vc).der + vc/Rd; % Equation 1
30 v == vc + i*R; % Equation 2
31 end
32 end

```

$$i = (C_0 + C_v v) \frac{dv}{dt} + \frac{v}{r_d}$$


# 自定义非线性互感元件

```

编辑器 - Z:\simscape_acoustical_20221121\+acoustical\+moving_coil...
编辑器 视图
新建 打开 保存 打印 导航 代码 分析 节 运行 步进 停止
文件 运行
BL_of_x.ssc +
59 branches
60   i : p.i -> n.i;
61   f : R.f -> C.f;
62 end
63
64 equations
65   BL == Bl0 + Bl1.*X + Bl2.*X.^2 + Bl3.*X.^3 + Bl4.*X.^4;
66   u == x.der;
67   v == p.v - n.v;
68   u == R.v - C.v;
69   v == BL*u;
70   f == -BL*i;
71 end
72
73 end
UTF-8 LF Simscape 模型文件 行 1 列 1 ...

```


ssc\_build





Simscape 语言定义模块方程

生成自定义互感模块

# 线性模型与非线性模型对比







线性模型



非线性模型

# 线性模型与非线性模型对比

- 非线性模型相对线性模型，在同样输入情况下电流、膜片位移和声压都有不同程度的失真



非线性导致的失真

## Agenda


- 基于 Simscape 的电路仿真
- 射频电路仿真
- 高速电路信号完整性仿真

## MathWorks 射频电路设计应用的四个特点：

- ✓ MATLAB& Simulink强大的建模能力：数学公式级/数据拟合行为级
  - 模块/芯片厂家的模型简单或者难以获取，传统工具提供的库或者PDK有限
- ✓ 灵活的系统链路实现方式
  - 传统工具只能采用传统的拖拽方式搭建链路，不方便在不同版本间设计迭代和共享
- ✓ 与通信算法的总体考量
  - 传统工具很难提供和算法的统一考量
- ✓ 独立小程序的开发及发布
  - 传统工具无法支持独立应用程序开发

# 案例1 使用Simscape创建模型


## Featured Examples



### Create Custom RF Blockset Models


Write your own RF Blockset™  
Circuit Envelope model in  
Simscape® language for  
complex baseband simulation.

*Shipping Demo*





### Examine the Model

Double-click the "Custom Nonlinearity" block or type `open_system(['model '/Custom Nonlinearity'])` in the command window.



# 案例2 PA 模型的创建

PA Data



MATLAB fitting procedure  
(White box)

```
function a_coef = fit_memory_poly_model(x,y,memLen,degLen,modType)
% FIT_MEMORY_POLY_MODEL
% Procedure to compute a coefficient matrix given input and output
% signals, memory length, nonlinearity degree, and model type.
%
% Copyright 2017 MathWorks, Inc.




x = x(:);
y = y(:);
xLen = length(x);

switch modType
    case 'memPoly' % Memory polynomial
        xrow = reshape((-memLen:-1:1)' + (0:xLen:xLen*(degLen-1)),1,[]);
        xVec = (0:xLen-memLen)' + xrow;
        xPow = x.*^(abs(x).^(0:degLen-1));
        xVec = xPow(xVec);
    case 'ctMemPoly' % Cross-term memory polynomial
        absPow = (abs(x).^(1:degLen-1));
        partTop1 = reshape((-memLen:-1:1)' + (0:xLen:xLen*(degLen-2)),1,[]);
        topPlane = reshape(
            [ones(xLen-memLen+1,1),absPow((0:xLen-memLen)' + partTop1)], ...
            1,memLen*(degLen-1)+1,xLen-memLen+1);
        sidePlane = reshape(x((0:xLen-memLen)' + (-memLen:-1:1)).', ...
            memLen,1,xLen-memLen+1);
        cube = sidePlane.*topPlane;
        xVec = reshape(cube,memLen*(memLen*(degLen-1)+1),xLen-memLen+1)';
    end

coef = xVec\y(memLen:xLen);
a_coef = reshape(coef,memLen,numel(coef)/memLen);
```

PA model coefficients

	1	2	3	4	5	6	7	8	9	10	11	12	13	14
1	7.1756 + 1.1238i	57.1783 - 12.3324i	10.5876 - 7.5994i	-2.423... - 4.379...i	-1.125... + 2.191...i	2.847... + 1.131...i	-8.420... - 9.565...i	1.461... + 4.390...i	-94.35... - 2.338...i	-8.825... + 1.934...i	1.81... + 0.079...i	-1.40... + 2.309...i	0.079... + 3.209...i	1.934... + 3.495...i
2	3.2336 - 0.7538i	-25.2834 + 7.1506i	-4.4593 + 13.8723i	-9.675... + 2.191...i	-2.191... + 2.847...i	-1.131... + 2.847...i	-8.420... + 2.847...i	-9.565... + 1.461...i	-4.801... + 1.461...i	-1.563... + 1.461...i	-2.309... + 1.461...i	-0.079... + 1.563...i	-0.079... + 2.309...i	-1.40... + 3.495...i
3	-1.6834 + 1.1150i	12.5544 - 6.4201i	-4.6721 - 4.7128i	16.98... - 1.006...i	51.69... - 1.516...i	3.683... - 2.068...i	5.637... - 6.580...i	-2.068... + 5.637...i	-6.580... + 5.637...i	-9.910... + 5.637...i	-5.71... + 5.637...i	-3.495... + 5.637...i	-3.495... + 6.580...i	-9.910... + 6.580...i
4														
5														
6														
7														
8														




PA model for circuit envelope simulation

# 案例3：利用RF Budget Analyzer快速创建RF系统链路

Add RF components

Export to MATLAB / RF Blockset




Component specifications

Cascade Budget Analysis


RF Cascade

# 案例3：利用RF Budget Analyzer快速创建RF系统链路





# 案例3 RF Receiver Integrated in MATLAB Testbench

## MATLAB Testbench



# 案例4 PA + DPD Simulation

- Circuit Envelope for fast RF simulation
- Low-power RF and analog components
  - Up-conversion / down-conversion
  - Antenna load
- Digital signal processing algorithm: DPD




# 案例5 混合波束成形算法和RF链路的集成

*Shipping Demo*

Massive MIMO Hybrid Beamforming with RF Impairments


How hybrid beamforming is employed at the transmit end of a massive MIMO communications system, using




# 其他电路层面的应用

## LNA阻抗匹配网络


Demo: RF Toolbox “Designing Matching Networks (Part 1: Networks with an LNA and Lumped Elements)”




独立应用程序的开发，满足内部不同应用



## 滤波器设计




## 天线匹配网络设计




# R2022a新功能：射频PCB板分析


*PCB database import*




*Library of elements*




*EM Analysis*




*S-parameters*



*Channel Models*



*Prototyping (Gerber)*




## Agenda

- 基于 Simscape 的电路仿真
- 射频电路仿真
- 高速电路信号完整性仿真

# 高速设计中信号完整性


Semiconductor



AeroDef




Automotive



Server / Switch / Storage




PCB / Connector / Cables



Test & Measurement



# MathWorks解决方案



Signal Integrity Toolbox

RF Toolbox

SerDes Toolbox

Simulink, DSP System, and Signal Processing Toolboxes (Required)

RF PCB Toolbox

RF Toolbox

Signal Integrity Toolbox

Parallel Computing Toolbox

File Edit Libraries Setup SimData Run Logs Reports Tools DOE



Pre-Layout Analysis Post-Layout Verification

Solution Space:

Sheet Options:  Case Mode

Global Options:  Incremental Select DOE Sheet:   Show On Board









Reference Set:

Set Current Current Set:

Simulation Count:

# Signal Integrity Toolbox Features – Standards Compliance

## Industry Standard Signal Integrity Kits — Examples

					
<b>PCIe-5 Compliance Kit</b>  Test the compliance of simulation models and topologies to the PCI Express generation 5 (PCIe-5) specification.	<b>PCIe-4 Compliance Kit</b>  Test the compliance of simulation models and topologies to the PCI Express generation 4 (PCIe-4) specification.	<b>PCIe-3 Compliance Kit</b>  Test the compliance of simulation models and topologies to the PCI Express generation 3 (PCIe-3) specification.	<b>PCIe-2 Compliance Kit</b>  Test the compliance of simulation models and topologies to the PCI Express generation 2 (PCIe-2) specification.	<b>10GbE-VSR Compliance Kit</b>  Characterize and validate the performance of a 10GbE-VSR channel design.	<b>CEI 56G-LR Compliance Kit</b>  Characterize and validate the performance of a CEI 56G-LR channel design.
					
<b>CEI 28G-VSR Compliance Kit</b>  Characterize and validate the performance of a CEI 28G-VSR channel design.	<b>CEI 28G-SR Compliance Kit</b>  Characterize and validate the performance of a CEI 28G-SR channel design.	<b>CEI 25G-LR Compliance Kit</b>  Characterize and validate the performance of a CEI 25G-LR channel design.	<b>10GBASE-KR4 Compliance Kit</b>  Characterize and validate the performance of a 10GBASE-KR4 channel design.	<b>100GBASE-KR4 Compliance Kit</b>  Characterize and validate the performance of a 100GBASE-KR4 channel design.	<b>CAUI-4 Chip-to-Chip Compliance Kit</b>  Test the compliance of simulation models and topologies to the CAUI-4 C2C specification.

Over 40 pre-built design kits for industry standards

# Design Space Exploration

For both Serial  
and Parallel  
Designer apps

**4 connectors**  
**X**  
**4 line-card lengths**  
**=**  
**16 simulations**

The figure shows a screenshot of the MATLAB Parallel Computing Toolbox interface. At the top, there is a table titled "Solution Space" with columns for Transfer Net, Variable, Type, Format, Variation Group, and five Value fields. A yellow box highlights the "Value 1" column for the "Sic\_len" row, which has a "Soft Range" of [3in, 2in, 4in, 5in]. Below the table is a 3D surface plot showing "DB" (Signal-to-Noise Ratio) on the vertical axis and time (0.0 to 7.0) on the horizontal axes. A callout box says "1000's of simulations". To the right of the 3D plot is a 2D scatter plot of "Volts (mV)" vs "Stat Eve Width (ps) (n)".

**Interface: 100GBASE\_KR**  
Reference Schematic Set: 100GBASE\_KR  
Process Controls:

- Stop On Error
- Backup Before Deleting Data
- 

**Channel Analysis Steps:**

- Validate
- Generate Netlists
- Include Statistical Analysis
- Include Time Domain Analysis
- Run SPICE
- Perform Channel Analysis
- Display Results Spreadsheet
- Autoload Results
- All Sheets    Current Sheet

**Channel Analysis Summary**

**Parallel Computing Toolbox Clusters:**  
Default Cluster: local

**Cluster Selection:**  
SPICE: <Default Cluster>  
Channel Analysis: <Default Cluster>

**Number of Simulations Per Task:** SPICE: 1   Channel Analysis: 1

**Local to Remote Path Maps:**  
Local Path /   Remote Path /


**File Completion Retry:**  
Completion Retry Count: 3   Completion Retry Pause: 3

**Accelerate with Parallel Computing Toolbox and MATLAB Parallel Server**


Run   Close   Errors & Warnings   Autoload Results

# Signal Integrity Toolbox + RF PCB Toolbox

Pre-layout



Post-layout



- Use RF PCB Toolbox to import PCB files
- Compare pre- and post-layout nets to each other
- Easily identify any issues
- Incorporate fixes and re-simulate

- Cadence Allegro
- Mentor PADS Layout
- Mentor Board Station
- Mentor Expedition PCB
- Intercept Pantheon
- Altium Designer
- Altium P-CAD
- IBIS EBD
- Cadence APB

# MATLAB EXPO

Thank you



© 2023 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc.  
See [mathworks.com/trademarks](https://mathworks.com/trademarks) for a list of additional trademarks. Other product or brand names may be  
trademarks or registered trademarks of their respective holders.

