ZTE 中兴

5G全光承载网高速数据链路--从设计到实现

黄健, 中兴通讯 朱代山, 中兴通讯 杨智伟, 中兴通讯

MATLAB EXPO

目录

- 1 中兴通讯承载网介绍
- 2 SerDes架构设计和系统开发
- 3 SerDes仿真验证
- 4 IBIS-AMI模型建立
- 5 系统链路SI仿真
- 6 总结

中兴通讯承载网介绍

目录

- 1 中兴通讯承载网介绍
- 2 SerDes架构设计和系统开发
- 3 SerDes仿真验证
- 4 IBIS-AMI模型建立
- 5 系统链路SI仿真
- 6 总结

Serializer/Deserializer (SerDes) 系统越来越复杂

- 高速数据通信系统越来越多
 - 数据中心：板件、设备间高速数据交换
 - 电脑：CPU/GPU/内存/网络间高速数据交换
 - 消费电子：手机基带/内存
 - 汽车电子：车联网

- 主流高速通信协议数据速率越来越高
 - PCI-E
 - Ethernet
 - SAS
 - HDMI
 - MIPI

- SerDes：数字和模拟模块的复杂组合
 - PLL/CDR
 - CTLE
 - DFE/FFE

• 数据中心 (服务器)

• 数据中心 (存储器)

• 无线通信 (RRU, BBU)

• 网络通信 (交换机、路由器)

SerDes系统开发流程

SerDes系统开发流程

SerDes系统开发流程

SerDes构架设计 – 56G LR SerDes设计

- CEI-56G-LR 技术指标：
 - 调制方式 (Modulation) : PAM4
 - 符号时间 (Symbol Time) : 35.71ps
 - 误码率目标 (Target BER) : 1e-6
 - 符号形式 (Signaling) : 差分 (Differential)
 - 均衡：
 - FFE : 4 taps (2 pre-tap, 1 post-tap)
 - DFE: 12-18 taps

- 快速构架设计 -- SerDes Designer

SerDes架构设计 – SerDes Designer

目录

- 1 中兴通讯承载网介绍
- 2 SerDes架构设计和系统开发
- 3 SerDes仿真验证
- 4 IBIS-AMI模型建立
- 5 系统链路SI仿真
- 6 总结

SerDes 时域仿真

- 从App生成时域模型

The image displays the Simulink software interface. On the left, a zoomed-in view of the 'Export' menu is shown, with a green arrow pointing to the 'Export SerDes System to Simulink' option. The main Simulink window shows a block diagram of a SerDes system simulation. The diagram consists of the following blocks connected in a sequence:

- Configuration** (blue box)
- Stimulus** (yellow box) with a **WaveOut** output port.
- D1** (red arrow)
- WaveIn Tx** (red box) with a **WaveOut** output port.
- D1** (red arrow)
- WaveIn Analog Channel** (red box) with a **WaveOut** output port.
- D1** (red arrow)
- WaveIn Rx** (red box) with a **WaveOut** output port.
- D1** (red arrow)
- Eye Diagram** (red box)

The status bar at the bottom indicates 'Ready', '100%', and 'FixedStepDiscrete'.

SerDes 时域仿真

- 与IBIS-AMI函数的映射

SerDes 时域仿真

- 自有算法开发

SerDes 时域仿真

- 时域仿真结果

Time domain results

Init (Statistical) results

目录

1

中兴通讯承载网介绍

2

SerDes架构设计和系统开发

3

SerDes仿真验证

4

IBIS-AMI模型建立

5

系统链路SI仿真

6

总结

从MATLAB/Simulink自动生成IBIS-AMI 模型

IBIS-AMI文件

```

model.ibs

[Model]

[Algorithmic Model]
Executable Windows model.dll model.ami
Executable Linux model.so model.ami
[End Algorithmic Model]

[End]
    
```

模型控制文件

可执行模型

model.ami

model.so

model.dll

自动编译：
Window系统上生成.dll, Linux系统上生成 .so

从IBIS-AMI模型到系统信号完整性仿真

- 生成IBIS-AMI模型，自动导入到SI Toolbox

从SerDes时域仿真到系统信号完整性仿真

The screenshot displays the MATLAB SerDes Designer interface. At the top, the configuration panel shows: Symbol Time (ps) 35.71, Modulation PAM4, Samples per Symbol 16, Signaling Differential, and Target BER 1e-06. The system block diagram shows a Tx path with FFE and AnalogOut blocks, a Channel block, and an Rx path with AnalogIn, CTLE, and DFEC/CDR blocks. The Block Parameters window for the Channel block is open, showing a Loss model with 20 dB loss and 14 GHz target frequency. The BER plot shows signal voltage levels over time, with a probability scale on the right ranging from 10⁻⁵ to 10⁻²⁰.

目录

- 1 中兴通讯承载网介绍
- 2 SerDes架构设计和系统开发
- 3 SerDes仿真验证
- 4 IBIS-AMI模型建立
- 5 系统链路SI仿真
- 6 总结

基于Signal Integrity Toolbox的端到端验证

- 功能强大
 - IBIS-AMI
 - 统计和时域仿真
 - 参数化扫描
 - 丰富的合规套件
 - ISI\BER\眼图\抖动\噪声
 - 波形可视化

56G系统设计和通道仿真

1

Channel Network Characteristic Compliance

56G系统设计和通道仿真

2

Multi Channel COM Compliance

COM (dB)	COM fit loss (dB)	COM FOM ILD	COM ICN (mV)
3.27351768586497	15.9168488496627	0.114890754791143	0.224542350948092

```
Running COM ...
This is not an official IEEE document.
This is a computation example for exploring COM for projects like P802.3bs development and P802.3by D2.1 (1.65)
Annex 93A is normative for some implementations
This code is a sample implementation of Annex 93A with some exploratory extensions and is not normative or official
reading file 1 2 3 4
processing COM PDF FOM search: 20% 40% 60% 80% 100%
1 2 3 4
TX taps: 0.000000 -0.100000 0.620000 -0.280000 0.000000 0.000000
DFE taps: 0.308590 0.032422 0.071987 0.074243 0.065905 0.057002 0.048993 0.042100 0.036237 0.031256 0.027020 0.023411

*****
PASS ... COM = 3.274 dB
*****
```

56G系统设计和通道仿真

3

Multi Channel BER Simulation

Data Rate (Gbps)	Symbol Rate (Gbaud)
36.0036	40
44.0044	47.9962
47.9962	52.0021
56.8666	58.0046
58.0046	36.0036
40	44.0044
47.9962	52.0021
56.8666	58.0046
58.0046	40
44.0044	47.9962
47.9962	52.0021
52.0021	56.8666
56.8666	58.0046
58.0046	40
44.0044	47.9962
47.9962	52.0021
52.0021	56.8666
56.8666	58.0046

- Show BER
- Show Persistent Eye
- Show Bathtub
- Show Vertical Bathtub
- Show DJ
- Show Contours
- Show Waveform
- Show Stimulus
- Show Jitter Transfer
- Show Probed Persistent Eye
- Show Probed Contours
- Show Probed Waveform
- Show IBIS-AMI Output Parameters
- Show Solution Space
- Show Results
- Show On PCB

112G系统设计和通道仿真

有源仿真

Corner	UI (ps)	Data Rate (Gbps)	Symbol Rate (Gbaud)	TD BER	Pattern
Typ	17.86	111.982	55.991	2.8737E-06	PRBS31Q
Slow	17.86	111.982	55.991	1.2187E-05	PRBS31Q
Fast	17.86	111.982	55.991	1.0256E-06	PRBS31Q

ID	Source Column Name	Source Row ID #1
1	ID	1
2	Transfer Net	sheet8
3	State	default
4	Transfer	TX1_to_RX1
5	# Errors	0
6	# Warnings	2
7	Tmid Time (ps)	Infinity
8	Tmid Eye Height (V)	NoDef
9	Eye Area (V*ps)	Infinity
10	UI (ps)	17.86
11	Data Rate (Gbps)	111.982
12	Symbol Rate (Gbaud)	55.991
13	TD BER	2.87374e-06
14	TD BER Floor	1.0256e-06
15	TD Timing Offset (ps)	-2.06007
16	TD Path Delay (ns)	10.9622
17	TD Eye Height (V)	0
18	TD Eye Margin (V)	0.0011139
19	TD Eye Width (ps)	0.559338
20	TD Threshold Eye Width (ps)	0.559338
21	TD Setup Time (ps)	0.140138
22	TD Hold Time (ps)	0.4192
23	TD DJ Peak (UI)	0.5
24	TD DJ sigma (UI)	0.190579
25	TD Clock PDF Mean (ps)	0
26	TD Clock PDF Sigma (ps)	0
27	Data Pattern	PRBS31_Victim
28	Bits Simulated	999449
29	TD Upper Eye Height (V)	0.00405661
30	TD Upper Eye Margin (V)	0.0011139
31	TD Upper Eye Width (ps)	0.559338
32	TD Upper Threshold Eye Width (ps)	0.559338
33	TD Upper Setup Time (ps)	0.140138
34	TD Upper Hold Time (ps)	0.4192
35	TD Center Eye Height (V)	0

typ

slow

fast

112G系统设计和通道仿真

无源仿真

目录

- 1 中兴通讯承载网介绍
- 2 SerDes架构设计和系统开发
- 3 SerDes仿真验证
- 4 IBIS-AMI模型建立
- 5 系统链路SI仿真
- 6 总结

总结

- ZTE有SerDes系统开发标准化流程
- 仿真工具可以支撑ZTE的SerDes系统开发需求
- 实现了56G\112G SerDes系统设计和通道仿真验证，可以评估BER\眼图等关键性能指标
- 助力产品化落地

MATLAB EXPO

谢谢

© 2022 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See [mathworks.com/trademarks](https://www.mathworks.com/trademarks) for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.