MATLAB EXPO

从架构到实现:数学物理建模在Intel Xeon 平台时钟设计的应用 Intel数据中心架构师 赵立葳



Agenda

Intel Clock Jitter Analysis Tool

- Background and Design Target
- Comments from Industry: First one to Fix Bottleneck Issues

General Methodological for Applicable Innovation

- Deduction: from Theory to Simulation
- Induction: from Validation to General Methodology
- MathWorks Tools: Combine both to Fix Gaps between Simulation and Validation
- A Bigger Picture for Applicable Innovation
- Architecture Level Influence



Intel Clock Jitter Analysis Tool

Intel Clock Jitter Analysis Tool (CJAT)

🔺 Intel Clock litter An	alvsis Tool 0.93							_		X			
File Edit Help										~			
Generation	PCIe 5 C DB2000	•	Channel A DB			DB 3.1							
Clock Mode Common refclk				1.1 buff	fer	2.1	Devic PCIe D	e A	7.1				
DB Truology						4.1	Devic		DQ				
DF shared by AB	DB num on A only	DB num on B only	Chan	nel B				Н3'	Y				
	2 🔻	0	Information	Phase Jitter Clock	Ph	ase Jitter Deembed	Phase Spectrum	Tra sf	fer Functio	n >			
	12 ns Spec Default Low Pass Filter		Configuration			Testiller							
Post Process	🗹 Enable	🖌 Enable	Generation: PCIe 5.0			Ready							
Midbus	SSC Removal	NE De-embed				Configuring							
Fnable	Enable	✓ Enable	Low Pass Filter: Enabled			System level information delivered to process algorithm							
Clock Waveform	Noise Floor	Iveform	Midbus: Enabled SSC Removal: Disabled Noise Floor Deembed: Enabled System Max Transport Delay: 12ns; data direction as both A (TX/RX) <> B (RX/TX)			Clock waveform ana Base frequency is 99 Checking Midbus Al Midbus function turn V Swing is 0.812 V	National Start 99.835 MHz Algorithm for reflection removal urned on; New threshold voltage as -0.221						
light Time 1.1 2.1		3.1	0 DB buffer shared by A and B			GHz	iss filter Enabled; Bar	idwidth a	IS 1.884				
7.1 Cr sstalk PCIe SL 3H PCIe SL 5H	4.1 Crosstalk Enable	Crosstalk Cumulate	2 DB buffer for O DB buffer for Clock waveform C:\Users\liweizt \waveform\202 CK440_Renesa: 5GBW.bin Noise floor wav C:\Users\liweizt	Channel A only Channel B only 1: na\Documents\MATLAB 0WW18_CJAT_demo\ s_100M_SSC05_80GS_ eform: na\Documents\MATLAB		Clock Period jitter is Delivered Clock Period jitter> Phase jitter WIP Clock Input Phase jitter Delivered Clock waveform analysis Done; CDR output Phase jitter Start Analyzing input phase jitter pass through all combinations of transfer functions Transfer Functions Generated; Total 16 combinations FFT Start; Phase spectrum is generating Sweeping all 16 combinations							
DCIA CL 74	· ·		\waveform\202	0WW18_CIAT_demo\	•	IEET Done: Back to T	ime Domain			-			



CJAT Background

What is phase jitter/ TIE in clock design?



What is the design target?

- More accurate clocking can support higher speed data transfer.
- Take PCIe* 5.0 (32Gbps) as example, phase jitter of clock should <150 fs RMS (~ 2.1 ps pk-pk jitter for BER -12)
- In 2.1 ps, the light travels 0.63 mm (= 3e8 m/s * 2.1 ps)



Time Interval Error (TIE) between

CJAT Background (one feature as example)

Why CJAT is important to industry?



Real phase jitter from

Oscilloscope			Workspace variable mywaveform Read W Waveform							Vaveform rm saved to workspa	
Resource GPIB0: 9: INSTR	R 🛛 👻 Scan		l	ive waveform plot	off 🔵	On	Refresh Peric	d (s)		1	
Driver tektronix	Ŧ		1.2								
			1							_	
	Disconnect		0.8								
	Auto Setup	S	0.6								
Channel	CH1 V	(tage	0.4							-	
Vertical Coupling	AC T	9	0.2								
				Illu			J.			1.	
Vertical Range (V)	0.05		0	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	YWWW/W	www.www.www	MIIMW	dydr <i>ynn</i> alan	www.	il M	
Acquisition Time (s)	2.500e-03			1			"			1.	

Jitter from test environment (Noise floor from oscilloscope & probes) The real phase jitter from silicon is overwhelmed by the impact from oscilloscope & probe noise floor

 \rightarrow Fail PCIe* limitation

CJAT can remove impact from oscilloscope & probe noise floor and keep real silicon jitter behavior

Post Process	12 ns Spec Default	Low Pass Filter			
Midbus	SSC Removal	NF De-embed			





General Methodological for Applicable Innovation

Deduction: from Theory to Simulation

Deduction (logic):

"A process of reasoning that moves from the general to the specific, in which a conclusion follows necessarily from the premises presented, so that the conclusion cannot be false if the premises are true."

 $P(B|A) = \frac{P(AB)}{P(A)} = 1 \rightarrow A$ is part of B



PROs

• Correct when theory is well leveraged

CONs

- Not easy for innovation
- Poor correlation between simulation and reality if the theory is over ideal and hard to match



-- Wiktionary

Induction: from Validation to General Methodology

Induction (logic):

"Derivation of general principles from specific instances."



-- Wiktionary

- Human nature; easy to use
- Mistake by poor cognitive ability
- Heavy loading and low efficiency to sweep all corner cases
- "Black Swan"



MathWorks Tools: Combine both



tel

What we used in this tool

4

MATLAB

- MATLAB Coder
- Optimization Toolbox
- Partial Differential Equation Toolbox
- SerDes Toolbox
- Signal Processing Toolbox
- MATLAB Complier
- App Designer

Simulink

Intel Clock Jitter A	nalysis Tool 0.93							-		×		
e Edit Help												
Generation	PCIe 5.0 + D82000	•	Channel A DB DB 3.1 H1									
Clock Mode	Common refclk	•	Cia	ock	ffer	2.1 buffer	Device		1			
DB Topology			Sou	irce			Device					
DB shared by AB	DB num on A only	DB num on B only	Chan	nel B			H2	CDR H3'	>c			
•	2	0 •	< Information	Phase Jitter Clock	Pha	ase Jitter Deembed	Phase Spectrum	Transfer	Function	>		
12 ns Spec Defai		Low Pass Filter	Configuration			Tettion						
Post Process	Z Enable	 Enable 	Generation: PCIe 5.0 ^ ClockMode: Common refcik			Ready						
Midbus	SSC Removal	NF De-embed				Configuring						
C Enable	Enable	C Enable	Low Pass Filter: Enabled Midbus: Enabled			System level information delivered to process algorithm Clock waveform analysis Start						
Clock Waveform Noise Floor Wav		veform	SSC Removal: D Noise Floor Dee System Max Tra data direction a	isabled mbed: Enabled nsport Delay: 12ns; s both A (TX/RX) <>		Base frequency is 99 Checking Midbus Al Midbus function turn V	0.835 MHz gorithm for reflection ned on; New threshold	removal d voltage as	5-0.221			
light Time	1.1 2.1	Run 3,1	DB Setting: 0 DB buffer sha	red by A and B	L	Additional FIR lowpa	ass filter Enabled; Ban	dwidth as 1	.884			
7.1	4.3		2 DB buffer for 0 DB buffer for	Channel A only Channel B only	L	Clock Period jitter is Clock Period jitter	Delivered > Phase jitter WIP					
Crosstalk	Crosstalk Enable	Crosstalk Cumulate	Clock waveform: C:\Users\liweizha\Documents\MATLAB \waveform\2020WW18_CJAT_demo\ CKA40_Pareess_100M_SCO5_80CC			Clock Input Phase jitter Delivered Clock waveform analysis Done; CDR output Phase jitter Start Analyzing input phase jitter pass through all combinations of transfer functions						
PCIe SL 3H PCIe SL 5H		0.1	5GBW.bin Noise floor waw C:\Users\liweizh \waveform\202	eform: a)Documents\MATLAB		Transfer Functions G FFT Start; Phase spe Sweeping all 16 com	ienerated; Total 16 co ctrum is generating bbinations	mbinations	5	•		

A Bigger Picture for Applicable Innovation

Comments from Industry: First to Fix Bottleneck Issues

"By applying solid understanding of high speed theories and signal integrity knowledge to the cutting edge designs, CJAT led the innovation of clock jitters' methodology. Furthermore, by sharing the new algorithms to industry partners, CJAT promoted the state-of-art of the ecosystem and measurement."

-- Keysight

"With the CJAT, all clock IC vendors can use the program to get the real IC jitter performance. This creates a better way to make sure the clock device can meet the requirements of the Intel chips."

-- Diodes

"Clock distribution is one of hot topics in our Eagle Stream 4S/8S platform design. CJAT is efficient to design/evaluate for our clock solutions. Appreciate it of you for latest released CJAT tool.."

-- Lenovo

inter *experience what's inside*