

# MATLAB EXPO

## FPGA-Based Implementation of Beamforming Algorithms for Radar and Wireless Systems

*Sumit Garg, MathWorks*



*Kishore Siddani, MathWorks*





**MathWorks** ✓

@MathWorks

Share the EXPO experience

**#MATLABEXPO**



[linkedin.com/in/  
sumit-garg-689bb916](https://www.linkedin.com/in/sumit-garg-689bb916)



[linkedin.com/in/  
kishore-siddani/](https://www.linkedin.com/in/kishore-siddani/)

# Phased array systems are used in many applications



Multifunction  
Radars



Wireless  
Communications




Satellite  
Communications




Acoustics


# Key Takeaways



Beamforming for interference mitigation




HDL Code Generation for Beamforming algorithms




Integrated Verification of HDL Code


# Key Takeaways



Beamforming for interference mitigation






HDL Code Generation for Beamforming algorithms




Integrated Verification of HDL Code


# Model interference between airport surveillance radar and 5G



# Total array pattern can be computed from pattern multiplication




# There are many parameters needed to model an array




Element position and normal

Taylor Taper for Circular Aperture



Element taper

3x3 Subarrays Each Having 5x5 Elements



Subarray architecture







Array Span:  
 X axis = 0.0 m  
 Y axis = 9.5 m  
 Z axis = 9.5 m

Array Span:  
 X axis = 0 m  
 Y axis = 7 m  
 Z axis = 7 m





# There are multiple mathematical patterns to get started with

No Polarization	Polarized
Isotropic	Short dipole
Cosine	Crossed dipole
Gaussian	
Cardioid	
Sinc	






# Antenna Toolbox provides many additional antenna elements




- Dipole and bowtie antennas
- Monopole antennas
- Patch antennas
- Spiral and loop antennas
- Slot antennas
- Helix antennas
- Fractal antennas
- Waveguide antennas
- Horn and cone antennas
- Other common antennas
- Backing structures
- Import custom antenna pattern




# Null out the interference with beamforming



# Reduce the interference by nulling the base station beam pattern toward the radar




# Beamformers can be categorized in many ways




*MVDR: minimum variance distortionless response*  
*LCMV: linear constraint minimum variance*  
*GSC: generalized sidelobe canceller*


# There are many beamforming options with phased arrays



RF Beamforming



Digital Beamforming




Hybrid Beamforming

# MMRFIC Implements a 5G Massive MIMO Array with Hybrid Beamforming

## Hybrid Beamformer Architectures

Source: "Exploring Hybrid Beamforming Architectures for 5G Systems", MathWorks WHITE PAPER, 2019.



*"Hybrid beamforming system design for 5G massive MIMO arrays using MATLAB, Phased Array System Toolbox, and 5G Toolbox helped us in evaluating various hardware options as well as their performance in realistic 5G scenarios."*

*- Ganesan Thiagarajan, C.T.O., MMRFIC Technology Private Limited, India*


### References:

1. Irfan Ahmed et al, "A Survey on Hybrid Beamforming Techniques in 5G: Architecture and System Model Perspectives", IEEE COMMUNICATIONS SURVEYS and TUTORIALS, 4Q 2018.
2. Marco Giordani et al, "A Tutorial on Beam Management for 3GPP NR at mmWave Frequencies", IEEE COMMUNICATIONS SURVEYS and TUTORIALS, 1Q 2019.


Hybrid beamforming system structure: transmitter, channel, and receiver.

# Generate HDL for Beamforming Algorithms

## HDL Workflow




- Workflow illustration
  - Algorithm modeling
  - HDL code generation
  - Testing and verification




### FPGA Based Beamforming in Simulink: Part 1 - Algorithm Design

This tutorial is the first of a two-part series that will guide you through how to develop a beamformer in Simulink suitable for implementation



### FPGA Based Beamforming in Simulink: Part 2 - Code Generation

This tutorial is the second of a two-part series that will guide you through the steps to setup a Simulink implementation model to




### Fixed-Point HDL-Optimized Minimum-Variance Distortionless-Response...


Implement a fixed-point HDL-optimized minimum-variance distortionless-response beamformer.




# Key Takeaways



Beamforming for interference mitigation




HDL Code Generation for Beamforming algorithms




Integrated Verification of HDL Code

# Adaptive Beamforming (Minimum Variance Distortionless Response!)




- Algorithm chooses optimal weights based on receive data statistics
- Improve SNR by automatically placing nulls at interference angles



# Beamforming Demonstration

## Test Setup




Current Folder: C:\work\MATLAB\h

RFSoc\_MVDR Demo

- Folder: hdl\_prj, slprj
- CFG File: RF\_Init.cfg
- Class: RFSocMVDRDemo.m
- Function: gs\_TxSteering\_RxMVDR\_4x4\_HDL\_IQ...
- Script: DUT\_setup\_rfsoc.m, model\_init.m, program\_board.m, setup\_rfsoc.m
- App: RFSoc\_MVDR\_Demo.mlapp
- Simulink Model: TxSteering\_RxMVDR\_4x4\_HDL\_IQ.slx
- Simulink Cache: TxSteering\_RxMVDR\_4x4\_HDL\_IQ.slxc
- Text Document: RFTool\_Log.txt

RFSoc\_MVDR\_Demo.mlapp (App)

No details available



Workspace

Name	Value
ADC_DDC_LO	-491.5200
adc_dt	1x1 NumericType
ADC_MixerPhase	0
ADC_MixingScale	'1'
ADCSamplingRate	1.9661e+03
BackSubstitutePrototype	1x1 fi
bitstream_path	'hdl_prj\vivado_ip_prj\viva
ChannelDataWidth	32
Child	3
coeff_dt	1x1 NumericType
ConverterSampleRate	1.9661e+09
covmat_dt	1x1 NumericType
covMatDelay	6
DAC_DDC_LO	491.5200
DAC_MixerPhase	0
DAC_MixingScale	'1'
DACSamplingRate	1.9661e+03
DataSampleRate	245760000
DDC_DUC_LO	491.5200
DecimationFactor	8
DecimInterpFactor	8
devicetree	'devicetree.dtb'
EventMode	'Immediate'
fc	491520000
FineMixMode	1
FPGAClkRate	245760000
FPGAClockRate	245.7600
frameTime	1.6667e-05
hRDParams	1x1 struct
input_dt	1x1 NumericType
InterpolationFactor	8
IPAddr	'192.168.1.101'
lambda	0.6099
matrixdivbacksub_dt	1x1 NumericType
matrixDivDelay	296
matrixdivin_dt	1x1 NumericType
matrixdivout_dt	1x1 NumericType
movavg_accum_dt	1x1 NumericType
movavg_bitgrowth	12
movavg_bitshift	6
movavg_out_dt	1x1 NumericType
movAvgDelay	2
mvdrPipelineDelay	354
NCO_bits	14
NCO_default_freq	10000000
NCO_default_inc	666
normResponseDelay	50
numArrayElements	4

# Live Demo available at our Technology Showcase booth


## Implementing Adaptive Beamformer on RFSoc

- RFSoc Adaptive Beamformer with 4 channels
- Places nulls in interference locations and maximizes beam pattern for steering direction
- Interactively steer angles for interference and beam pattern at run time



# Beamforming... Glance into Theory!

## Beamforming



$m$  samples,  $n$  antenna elements,  $m \gg n$ .

$m$ -by- $n$  data matrix  $A$ .

$a(t)$  is an  $n$ -by-1 column vector.  $a(t)^H$  form the rows of  $A$ .

## Unified notation

- $A$  is the  $m$ -by- $n$  data matrix
- $m \gg n$
- $A^H A$  is the  $n$ -by- $n$  estimate of the covariance matrix

- $b = \begin{bmatrix} 1 \\ e^{(2\pi d/\lambda) \sin(\theta) i} \\ e^{2(2\pi d/\lambda) \sin(\theta) i} \\ \vdots \\ e^{(n-1)(2\pi d/\lambda) \sin(\theta) i} \end{bmatrix}$  is the steering vector

## MVDR Beamformer Solution Steps in MATLAB

### 1) Form Covariance Matrix

$$A^H A$$

$$A' * A$$

### 2) Compute Weight Vector, Solve for 'x'

$$(A^H A)x = b$$

$$x = (A' * A) \setminus b;$$

### 3) Normalize Response

$$w = \frac{x}{b^H x}$$

$$w = x / (b' * x);$$



### 4) Form Output Beam

$$y = w^H a(t)$$

$$y = w' * a$$

# How to Go from MATLAB Algorithm to HDL Implementation?

```
% form covariance matrix  
Ecx = X.'*conj(X);  
  
% compute weight vector  
wp = Ecx\sv;  
  
% normalize response  
w = wp/(sv'*wp);  
  
% form output beam  
Y = X*conj(w);
```







# FPGA Implementation Challenges

- Fixed-Point Math
- Performance vs Area tradeoffs
- Data Rate vs Clock Rate
- Project Timeline

```

% the covariance matrix is defined as E{x.*conj(x)}
if size(C,2) == 1
    % MVDR
    temp = qr(linsolve(x.',C));
    w = G*temp/(C'*temp);
else
    % LCMV
    if m >= n
        [temp,F] = qr(linsolve(x.',C));
        w = temp*qr(linsolve(F',G));
    else
        % when matrix is fat, F is no longer square and we cannot play the
        % trick of thin matrix. Therefore, we have to form R2 and use LU.
        temp = qr(linsolve(x.',C));
        R2 = C'*temp; % R2 = C'*R^(-1)*C
        [L2, U2] = lu(R2);
        temp2 = U2\(L2\G);
        w = temp*temp2;
    end
end

```




# HDL Implementation Workflow

MATLAB  
Reference

```
%% MATLAB reference detector
% this uses high level MATLAB functions
% computing a global maximum requires holding the entire signal at once
% this is impractical in a hardware implementation but serves as a golden
% reference


y=filter(CorrelationFilter,1,RxSignal); % correlate against the pulse
[peak, location]=max(abs(y).^2);
fprintf('Found Global Maximum at location %d Value %3.3f \n',location, peak)
```

Hardware  
Architecture




**Fixed Point  
Designer**

Fixed-point  
Implementation




HDL Code Generation  
and Optimization

**HDL Coder**




HDL Verification  
and Targeting


**Integrated Verification**



**MATLAB**



**Simulink**




# MATLAB MVDR reference code

```
function Y = mvdr_beamform(X, sv)
```


```
% form covariance matrix
```

```
Ecx = X.'*conj(X);
```



```
% compute weight vector
```


```
wp = Ecx\sv;
```



**100+ hours of  
design time saved!**


```
% normalize response
```

```
w = wp/(sv'*wp);
```




```
% form output beam
```


```
Y = X*conj(w);
```




```
end
```

# HDL Implementation of MVDR Beamforming






# HDL Implementation of MVDR Beamforming




## Fixed-Point Conversion using Fixed-Point Tool:



# Form Covariance Matrix



- For Each subsystem
  - Process elements independently
  - Concatenate results into outputs

```
% form covariance matrix
EcX = X.'*conj(X);
```



# Moving Average

- Use HDL Implementation properties to map large delays to Block RAM






# Compute Weight Vector

- Use Complex Matrix Solve block from Fixed-Point Matrix Linear Algebra Library

```
% compute weight vector
wp = Ecx\sv;
```



**100+ hours of design time saved!**

Block Parameters: Complex Partial-Systolic Matrix Solve Using QR Decomposition (mask) (link)

Compute the value of X in the equation  $AX = B$ , where A and B are complex-valued matrices.

If the regularization parameter lambda is non-zero, then this block computes the value of X in the equation  $[\lambda \text{eye}(n); A]X = [\text{zeros}(n,p); B]$ , where A is m-by-n and B is m-by-p.

Use the partial-systolic implementation to minimize system latency and increase the throughput. Partial systolic-implementations require more hardware resources than burst implementations.

Parameters

Number of rows in matrices A and B: 4

Number of columns in matrix A: 4

Number of columns in matrix B: 1

Regularization parameter: 0


Output data type: fixdt(1,32,15)

OK Cancel Help Apply

# Normalize Response

- Perform divide using reciprocal and multiply
- Fixed-point CORDIC reciprocal “just works”



```
% normalize response
w = wp/(sv'*wp);
```



# Form Output Beam








- Use HDL Block properties to set Architecture to Tree

```
% form output beam
Y = X*conj(w);
```



# Pre-verified, hardware-ready Simulink blocks and subsystems

## Matrix solve, **GNSS** signal processing, Wireless, Vision & More..



### Wireless HDL Toolbox – Blocks

#### Model Architecture

<a href="#">Frame To Samples</a>	Convert frame-based data to sample stream
<a href="#">Samples To Frame</a>	Convert sample stream to frame-based data
<a href="#">Sample Control Bus Creator</a>	Create control signal bus for use with Wireless HDL Toolbox
<a href="#">Sample Control Bus Selector</a>	Select signals from the control signal bus used with Wireless HDL Toolbox

#### HDL-Optimized System Design

##### Error Detection and Correction

<a href="#">LTE Convolutional Encoder</a>	Encode binary samples using tail-biting convolutional algorithm
<a href="#">LTE Convolutional Decoder</a>	Decode convolutional-encoded samples using Viterbi algorithm
<a href="#">LTE CRC Encoder</a>	Generate checksum and append to input sample stream
<a href="#">LTE CRC Decoder</a>	Detect errors in input samples using checksum
<a href="#">LTE Turbo Encoder</a>	Encode binary samples using turbo algorithm
<a href="#">LTE Turbo Decoder</a>	Decode turbo-encoded samples
<a href="#">NR CRC Encoder</a>	Generate CRC code bits and append them to input data
<a href="#">NR CRC Decoder</a>	Detect errors in input data using CRC
<a href="#">NR LDPC Encoder</a>	Perform LDPC encoding according to 5G NR standard
<a href="#">NR LDPC Decoder</a>	Decode LDPC code using layered belief propagation with Chase Combining
<a href="#">NR Polar Encoder</a>	Perform polar encoding according to 5G NR standard
<a href="#">NR Polar Decoder</a>	Perform polar decoding according to 5G NR standard
<a href="#">Viterbi Decoder</a>	Decode convolutionally encoded data using Viterbi algorithm
<a href="#">Depuncturer</a>	Reverse puncturing scheme to prepare for decoding
<a href="#">Convolutional Encoder</a>	Encode data bits using convolution coding – optimized for HDL
<a href="#">Puncturer</a>	Punctures data according to puncture vector
<a href="#">RS Decoder</a>	Decode and recover message from RS codeword
<a href="#">RS Encoder</a>	Encode message to RS codeword
<a href="#">APP Decoder</a>	Decode convolutionally-coded LLR values using MAP algorithm
<a href="#">CCSDS RS Decoder</a>	Decode and recover message from RS codeword according to CCSDS standard
<a href="#">WLAN LDPC Decoder</a>	Decode LDPC code using layered belief propagation

##### Modulation

<a href="#">LTE OFDM Demodulator</a>	Demodulate time-domain OFDM samples and return LTE resource grid
<a href="#">LTE OFDM Modulator</a>	Modulate LTE resource grid and return time-domain OFDM samples
<a href="#">LTE Symbol Demodulator</a>	Demodulate complex LTE data symbols to data bits or LLR values
<a href="#">LTE Symbol Modulator</a>	Modulate data bits to complex LTE data symbols
<a href="#">NR Symbol Demodulator</a>	Demodulate complex NR data symbols to data bits or LLR values
<a href="#">NR Symbol Modulator</a>	Modulate data bits to complex NR data symbols
<a href="#">OFDM Demodulator</a>	Demodulate time-domain OFDM samples and return subcarriers
<a href="#">OFDM Modulator</a>	Modulate frequency-domain OFDM subcarriers to time-domain samples
<a href="#">FFT 1536</a>	Computes fast-fourier-transform (FFT) for LTE standard transform
<a href="#">OFDM Channel Estimator</a>	Estimate channel using input data and reference subcarriers
<a href="#">OFDM Equalizer</a>	Equalize OFDM data using channel estimates
<a href="#">DVBS2 Symbol Demodulator</a>	Demodulate complex constellation symbols to set of LLR values

# Check, Generate and Synthesize HDL using



- Check model for HDL compatibility
- Generate HDL code and design summary
- Trace between HDL code and model
- Run synthesis and review results

The screenshot shows the HDL Workflow Advisor window for the project 'MVDR\_example\_hdl\_4x4\_partial\_systolic/MVDR HDL'. The left pane displays a task list where '3.2. Generate RTL Code and Testbench' is the active task. The right pane shows the configuration for this task, with 'Generate RTL code' and 'Generate test bench' selected. Below the configuration, a 'Run This Task' button is visible, and the result is 'Passed'. The output log shows the following text:

```

### Generating HDL for 'MVDR_example_hdl_4x4_partial_systolic/MVDR HDL'.
### Using the config set for model MVDR\_example\_hdl\_4x4\_partial\_systolic for HDL code generation parameters.
### Running HDL checks on the model 'MVDR_example_hdl_4x4_partial_systolic'.
### Begin compilation of the model 'MVDR_example_hdl_4x4_partial_systolic'...
### Begin compilation of the model 'MVDR_example_hdl_4x4_partial_systolic'...
### Working on the model 'MVDR_example_hdl_4x4_partial_systolic'...
### 'AdaptivePipelining' is set to 'Off' for the model. 'AdaptivePipelining' can improve the
  
```

# Readable, Traceable RTL Code

The screenshot displays the Simulink HDL Code interface. On the left, a block diagram shows the system architecture with blocks for 'Form Covariance Matrix', 'Moving Average', 'Covariance Matrix', 'Compute Weight Vector', and 'Normalize Response'. On the right, the HDL code for 'MVDR\_HDL.v' is shown, including module declarations, input/output lists, and a timescale. A large orange circular arrow with a double-headed arrow connects the block diagram to the HDL code, indicating a bidirectional traceability between the generated RTL and the model/requirements.

**Trace between generated RTL to model and requirements**

```
40 // MVDR HDL 4x4 systolic testbench
41 //
42 // -----
43
44 `timescale 1 ns / 1 ns
45
46 module MVDR_HDL
47     (clk,
48      reset,
49      clk_enable,
50      dataIn_re_0,
51      dataIn_re_1,
52      dataIn_re_2,
53      dataIn_re_3,
54      dataIn_im_0,
55      dataIn_im_1,
56      dataIn_im_2,
57      dataIn_im_3,
58      validIn,
59      steeringVector_re_0,
60      steeringVector_re_1,
61      steeringVector_re_2,
62      steeringVector_re_3,
63      steeringVector_im_0,
64      steeringVector_im_1,
65      steeringVector_im_2,
66      steeringVector_im_3,
67      ce_out,
68      dataOut_re,
69      dataOut_im,
70      validOut);
71
72
73 input clk;
74 input reset;
75 input clk_enable;
76 input signed [15:0] dataIn_re_0; // sfix16_en15
77 input signed [15:0] dataIn_re_1; // sfix16_en15
78 input signed [15:0] dataIn_re_2; // sfix16_en15
79 input signed [15:0] dataIn_re_3; // sfix16_en15
80 input signed [15:0] dataIn_im_0; // sfix16_en15
81 input signed [15:0] dataIn_im_1; // sfix16_en15
82 input signed [15:0] dataIn_im_2; // sfix16_en15
```

# Code Generation Report

- Resource Utilization Report
- Critical Path Estimation Report

Code Generation Report

Code Generation Report

Find:  Match Case

**Contents**

- [Summary](#)
- [Clock Summary](#)
- [Code Interface Report](#)
- Timing And Area Report
  - [High-level Resource Report](#)
  - [Native Floating-Point Resource Report](#)
  - [Critical Path Estimation](#)**
- Optimization Report
  - [Frame to Sample](#)
  - [Distributed Pipelining](#)
  - [Streaming and Sharing](#)
  - [Delay Balancing](#)
  - [Adaptive Pipelining](#)
  - [Hierarchy Flattening](#)
  - [Target Code Generation](#)
  - [Code Reuse](#)
- [Traceability Report](#)

**Generated Source Files**

- [Complex\\_Complex\\_Multiply1.v](#)
- [Complex\\_Real\\_Multiply.v](#)
- [Same\\_Datatype.v](#)
- [Same\\_Datatype1.v](#)
- [Same\\_Datatype2.v](#)

**Critical Path Report for**  
MVDR\_example\_hdl\_4x4\_partial\_systolic/MVDR HDL

**Summary Section**

Critical Path Delay : 9.668 ns  
 Critical Path Begin : [D1\\_1](#)  
 Critical Path End : [Delay](#)  
 Highlight Critical Path:  
[hdl\\_prj\hdlsrc\MVDR\\_example\\_hdl\\_4x4\\_partial\\_systolic\criticalPathEstimated.m](#)  
 Highlight Uncharacterized blocks:  
[hdl\\_prj\hdlsrc\MVDR\\_example\\_hdl\\_4x4\\_partial\\_systolic\highlightCriticalPathEstimationOffend](#)

**Critical Path Details**

MVDR HDL View All

MVDR HDL

MVDR\_example\_hdl\_4x4\_partial\_systolic MVDR HDL

dataIn dataOut

validIn

Property Inspector


Property Inspector

OK Help

# Implementation Results

- Device: xczu49dr (ZCU216)
- Maximum frequency: 370 MHz
- Resource utilization:

Resource	Utilization	(%)
LUT	46K	10.9
LUTRAM	1.5K	0.7
FF	37K	4.3
BRAM	18	1.7
DSP	94	2.2



Ethernet

Xilinx ZCU216 RFSoc Eval Board



*Leaving you still  
a lot of room for  
integration!*



# RF Pixels Verifies Millimeter Wave RF Electronics on a Zynq RFSoc Based Digital Baseband

## Challenge

Test and demonstrate radio front-end designs that incorporate specialized RF electronics hardware and millimeter wave spectrum technology


## Solution

Use MATLAB and Simulink to implement a digital baseband and deploy it to a Zynq RFSoc board for over-the-air testing

## Results

- Engineering effort reduced by one year or more
- Digital baseband implementation completed by a single engineer
- Design iterations reduced from weeks to days

[Link to technical article](#)




Digital baseband implemented in HDL, used to verify the RF Pixels radio front end.


*“By adapting the LTE golden reference model from Wireless HDL Toolbox and deploying it to a Zynq UltraScale+ RFSoc board using HDL Coder, we saved us at least a year of engineering effort—and this approach enabled me to complete the implementation myself, without having to hire an additional digital engineer.”*

*- Matthew Weiner, RF Pixels*


# Key Takeaways



Beamforming for interference mitigation





HDL Code Generation for Beamforming algorithms



Integrated Verification of HDL Code


# Automated HDL Test Bench

- Generate HDL test bench with test vectors captured from Simulink model
- Run HDL simulation (using Vivado Simulator, Questa, etc) to verify correctness of generated RTL




# HDL Verifier

Test and verify Verilog and VHDL using HDL simulators and FPGA boards




# HDL Verifier


Test and verify Verilog and VHDL using HDL simulators and FPGA boards




HDL Co-simulation




FPGA-in-the-loop



FPGA Debugging (Data Capture and AXI Manager)





UVM Testbench / SystemVerilog DPI-C Test Components Generation



System-C TLM 2.0 Components Generation


# HDL Cosimulation Setup Creation



**SIMULATION**    **DEBUG**    **MODELING**    **FORMAT**    **APPS**

Open, Save, Print, Library, Log Signals, Add Viewer, Signal Table, Stop Time, Normal, Fast Restart, Step Back, Run, Step Forward, Stop, Data Inspector, Logic Analyzer, Bird's-Eye Scope, Simulation Manager

gm\_MVDR\_example\_hdl\_4x4\_partial\_systolic\_mq






# Combining with power of Simulink Test Manager

## Develop, manage, and execute simulation-based tests

Author, manage, organize tests

Execute simulation, equivalence and baseline tests


Review, export and report






# Summary and Resources


# Key Takeaways



Beamforming for interference mitigation




HDL Code Generation for Beamforming algorithms



Integrated Verification of HDL Code

# Beamforming Demonstration



## FPGA-Adaptive-Beamforming-and-Radar-Examples

version 1.0.0.2 (10.1 MB) by Tom Mealey **STAFF**

FPGA/HDL demonstrations for beamforming and radar designs.

<https://github.com/mathworks/FPGA-Adaptive-Beamforming-and-Radar-Examples>

★★★★★ (2)

224 Downloads **i**

Updated 21 Jun 2021

From GitHub


[View Version History](#)

[View license on GitHub](#)

+ Follow

Download

- ZCU111 RFSoc Adaptive Beamformer demo for 4x4 matrix solve for 4 channel ADC/DAC
- Places nulls in interference locations and maximizes beam pattern for steering direction
- Interactively steer angles for interference and beam pattern at run-time



Download from  
File Exchange



# Learn more about Phased Arrays and Beamforming basics



## What Are Phased Arrays? (17:35)

Phased arrays are multiple sensors that act together to produce a desired sensor pattern and can be steered electronically simply by adjusting the phase of the signals to each individual element.



## An introduction to Beamforming (13:57)

This video shows how adjusting the gain and phase unevenly to each element in an array provides a lot more flexibility in shaping what that beam looks like and opens up the possibility of adaptive beamforming.



## Why multichannel beamforming is useful for wireless communication (13:14)

This video covers some of the reasons why multichannel beamforming is required to overcome the problems that we face with modern communication systems like 5G and WiFi.



## Why Digital Beamforming Is Useful for Radar (13:07)

Learn how you can use digital beamformers to improve the performance and functions of radar systems.

[Understanding Phased Array Systems and Beamforming](#)

## Learn More

- Visit [MATLAB for FPGA, ASIC, and SoC Development](#) solution page



- Learn more about FPGA Design with MATLAB
  - [HDL Coder Self-Guided Tutorial](#)
  - [HDL Coder Evaluation Reference Guide](#)

# MATLAB EXPO

Thank you



© 2023 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See [mathworks.com/trademarks](https://www.mathworks.com/trademarks) for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.