MATLAB EXPO

FPGA-Based Implementation of Beamforming Algorithms for Radar and Wireless Systems

Sumit Garg, MathWorks





Kishore Siddani, MathWorks





MathWorks 🤣 @MathWorks

Share the EXPO experience #MATLABEXPO



linkedin.com/in/ sumit-garg-689bb916



linkedin.com/in/ kishore-siddani/

Phased array systems are used in many applications



Multifunction Radars



Wireless Communications



Satellite Communications





Acoustics



Key Takeaways








Integrated Verification of HDL Code




Key Takeaways





HDL Code Generation for Beamforming algorithms





ntegrated Verification of HDL Code




Model interference between airport surveillance radar and 5G










5




Total array pattern can be computed from pattern multiplication





There are many parameters needed to model an array




Element position and normal

Element taper

Subarray architecture




There are multiple mathematical patterns to get started with






Antenna Toolbox provides many additional antenna elements

- Dipole and bowtie antennas
- Monopole antennas
- Patch antennas
- Spiral and loop antennas
- Slot antennas
- Helix antennas
- Fractal antennas
- Waveguide antennas
- Horn and cone antennas
- Other common antennas
- Backing structures
- Import custom antenna pattern




MONOPOLE F	AMILY			
Monopole	TopHat	InvertedF	InvertedL	Radial
Cylindric				
OTHERS				
YagiUda	Slot	Vivaldi	Biguad	Cloverleaf
Sector PATCH FAMIL	Log-peri	Antipodal	Rhombic	Vivaldi O
Microstrip	Pifa	InvertedF	InvertedL	Insetfedp
Circularp	Triangula	E-patch	H-patch	Elliptical
RESONATORS				
Rectangu	Cylindric			
SPIRAL FAMIL	Y			
Archimed	0	Rectangu		

Null out the interference with beamforming




MathWorks[®]






Reduce the interference by nulling the base station beam pattern toward the radar







Beamformers can be categorized in many ways






Adaptive

MVDR: minimum variance distortionless response LCMV: linear constraint minimum variance GSC: generalized sidelobe canceller

There are many beamforming options with phased arrays




Hybrid Beamforming

MathWorks[®]



MMRFIC Implements a 5G Massive MIMO Array with Hybrid Beamforming




Hybrid beamforming system structure: transmitter, channel, and receiver.

Link to case study


"Hybrid beamforming system design for 5G massive MIMO arrays using MATLAB, Phased Array System Toolbox, and 5G Toolbox helped us in evaluating various hardware options as well as their performance in realistic 5G scenarios." - Ganesan Thiagarajan, C.T.O., MMRFIC Technology Private Limited. India

Generate HDL for Beamforming Algorithms

HDL Workflow




- Workflow illustration
 - Algorithm modeling
 - HDL code generation
 - Testing and verification




FPGA Based Beamforming in Simulink: Part 1 -Algorithm Design

This tutorial is the first of a two-part series that will guide you through how to develop a beamformer in Simulink suitable for implementation



FPGA Based Beamforming in Simulink: Part 2 - Code Generation

This tutorial is the second of a twopart series that will guide you through the steps to setup a Simulink implementation model to




Implement a fixed-point HDLoptimized minimum-variance distortionless-response beamformer.

Key Takeaways









ntegrated Verification of HDL Code


Adaptive Beamforming (Minimum Variance Distortionless Response!)



Beamforming Demonstration

Test Setup






Live Demo available at our Technology Showcase booth

Implementing Adaptive Beamformer on RFSoC

- RFSoC Adaptive Beamformer with 4 channels
- Places nulls in interference locations and maximizes beam pattern for steering direction
- Interactively steer angles for interference and beam pattern at run time



Beamforming... Glance into Theory!



Unified notation

- A is the *m*-by-*n* data matrix
- $m \gg n$
- $A^H A$ is the *n*-by-*n* estimate of the covariance matrix

• $b = \begin{bmatrix} 1 \\ e^{(2\pi d/\lambda)\sin(\theta)i} \\ e^{2(2\pi d/\lambda)\sin(\theta)i} \\ \vdots \\ e^{(n-1)(2\pi d/\lambda)\sin(\theta)i} \end{bmatrix}$ is the steering vector

MVDR Beamformer Solution Steps in MATLAB

- 1) Form Covariance Matrix $A^H A$
- 2) Compute Weight Vector, Solve for 'x'
 - $(A^{H}A)x = b$ $x = (A'*A) \setminus b;$

A ' * A

w = x/(b'*x);

w'*a

3) Normalize Response

$$w = \frac{x}{b^H x}$$

4) Form Output Beam

$$y = w^H a(t)$$
 y =


How to Go from MATLAB Algorithm to HDL Implementation?

% form covariance matrix
Ecx = X.'*conj(X);

```
% compute weight vector
wp = Ecx\sv;
```

```
% normalize response
w = wp/(sv'*wp);
```


```
% form output beam
Y = X*conj(w);
```






FPGA Implementation Challenges

- Fixed-Point Math
- Performance vs Area tradeoffs
- Data Rate vs Clock Rate
- Project Timeline








HDL Implementation Workflow

referen




Hardware Architecture

Fixed-point Implementation

HDL Code Generation and Optimization

HDL Verification and Targeting




MATLAB MVDR reference code

function Y = mvdr_beamform(X, sv)

```
% form covariance matrix
Ecx = X.'*conj(X);
% compute weight vector
                                                                                       100+ hours of
                                                                         =
wp = Ecx \ sv;
                                                                            validOut
                                                                                    design time saved!
                                                                      -6 C
% normalize response
                                                                                            \frac{1}{u}
w = wp/(sv'*wp);
                                                                                    \overline{u}
% form output beam
                                                                                    \rightarrow \overline{u} \rightarrow
Y = X^* conj(w);
                                                                   1 \times
```

end

HDL Implementation of MVDR Beamforming



2 - ? - 🗸 SIMULATION DEBUG MODELING FORMAT APPS G Open • 2 Stop Time stoptime Logic 1 🔒 Save Normal New Signal • Data Log Library Step Run Step Table Analyzer Signals Viewer Inspector 🔹 🚔 Print 💌 Browser 📫 Fast Restart Back 🕶 -Forward REVIEW RESULTS FILE LIBRARY PREPARE SIMULATE MVDR_example_hdl_4x4_partial_systolic MVDR_example_hdl_4x4_partial_systolic Ð, double (c) [800x1] [800x1] PrimarySignal 3 ки Ки Primary Signal double (c) [800x1] [800x1] InterferingSignal Interfering Signal AE Input signals - Spectrum double (c) [800x1] Primary Signal [800x1] double (c) [800x1] double (c) [8 double (c) [800x4] double (c) [800x1] double (c) [400x1] [800x1 [800x2] [800x1] [800x4] 2 double (c) [800x1] Interfering Output sum - Spectrum Signal [800x1] **Receiver Front End** 11 22 :: :: [400x1] Output sum - Constellation double (c) (800) double (c) (800) double (c) [400x1] 800 800 [800x4] 2 MVDR MATLAB - Spectrum MVDR MATLAB :: :: 22 22 [400x1] **MVDR MATLAB - Constellation** 1 double (c) [800x1] sfix16_En15 (c) [1x4] dataIn data sfix32_En30 (c) [1x4] 2 double (c) [400x⁴] dataOut **MVDR HDL - Spectrum** boolean validIn valid :: :: [800x4] 22 22 [400x1]

MVDR_example_hdl_4x4_partial_systolic - Simulink

© 1 >>

Ъ Ready

MVDR HDL - Constellation

đ

_

 \times

* 70000

-

steeringVector

MVDR HDL

sfix16_En14 (c) (4)

SV


Digital Interface

boolean

validOut

-

HDL Implementation of MVDR Beamforming



Fixed-Point Conversion using Fixed-Point Tool:




MATLAB EXPO

Form Covariance Matrix

- For Each subsystem
 - Process elements independently
 - Concatenate results into outputs

% form covariance matrix Ecx = X.'*conj(X);




Moving Average

 Use HDL Implementation properties to map large delays to Block RAM

> (1) dataIn


> validIn



Compute Weight Vector

 Use Complex Matrix Solve block from Fixed-Point Matrix Linear Algebra Library


% compute weight vector
wp = Ecx\sv;



Normalize Response


- Perform divide using reciprocal and multiply
- Fixed-point CORDIC reciprocal "just works"

% normalize response
w = wp/(sv'*wp);




Form Output Beam


 Use HDL Block properties to set Architecture to Tree




[%] form output beam Y = X*conj(w);

Pre-verified, hardware-ready Simulink blocks and subsystems Matrix solve, **GSPS** signal processing, Wireless, Vision & More..





with Forgetting Factor



A(i,:)

B(i,:)

validIn

validInA

validInB


C

=

Fa C

Using QR Decomposition

Using Q-less QR Decomposition



Wireless HDL Toolbox – Blocks

Model Architecture

Frame To Samples	Convert frame-based data to sample stream
Samples To Frame	Convert sample stream to frame-based data
Sample Control Bus Creator	Create control signal bus for use with Wireless HDL Toolbo
Sample Control Bus Selector	Select signals from the control signal bus used with Wirele

HDL-Optimized System Design

Error Detection and Correction

LTE Convolutional Encoder	Encode binary samples using tail-biting convolutional algorithms
LTE Convolutional Decoder	Decode convolutional-encoded samples using Viterbi algo
LTE CRC Encoder	Generate checksum and append to input sample stream
LTE CRC Decoder	Detect errors in input samples using checksum
LTE Turbo Encoder	Encode binary samples using turbo algorithm
LTE Turbo Decoder	Decode turbo-encoded samples
NR CRC Encoder	Generate CRC code bits and append them to input data
NR CRC Decoder	Detect errors in input data using CRC
NR LDPC Encoder	Perform LDPC encoding according to 5G NR standard
NR LDPC Decoder	Decode LDPC code using layered belief propagation with
NR Polar Encoder	Perform polar encoding according to 5G NR standard
NR Polar Decoder	Perform polar decoding according to 5G NR standard
Viterbi Decoder	Decode convolutionally encoded data using Viterbi algorit
Depuncturer	Reverse puncturing scheme to prepare for decoding
Convolutional Encoder	Encode data bits using convolution coding - optimized for
Puncturer	Punctures data according to puncture vector
RS Decoder	Decode and recover message from RS codeword
RS Encoder	Encode message to RS codeword
APP Decoder	Decode convolutionally-coded LLR values using MAP algorithms
CCSDS RS Decoder	Decode and recover message from RS codeword accordin
WLAN LDPC Decoder	Decode LDPC code using layered belief propagation

Modulation

LTE OFDM Demodulator	Demodulate time-domain OFDM samples and return $\ensuremath{LTE}\xspace$	
LTE OFDM Modulator	Modulate LTE resource grid and return time-domain OFDM	
LTE Symbol Demodulator	Demodulate complex LTE data symbols to data bits or LLR	
LTE Symbol Modulator	Modulate data bits to complex LTE data symbols	
NR Symbol Demodulator	Demodulate complex NR data symbols to data bits or LLR	
NR Symbol Modulator	Modulate data bits to complex NR data symbols	
OFDM Demodulator	Demodulate time-domain OFDM samples and return sub-	
OFDM Modulator	Modulate frequency-domain OFDM subcarriers to time-do	
FFT 1536	Computes fast-fourier-transform (FFT) for LTE standard to	
OFDM Channel Estimator	Estimate channel using input data and reference subcarrie	
OFDM Equalizer	Equalize OFDM data using channel estimates	
DVBS2 Symbol Demodulator	Demodulate complex constellation symbols to set of LLR	

Check, Generate and Synthesize HDL using

- Check model for HDL compatibility
- Generate HDL code and design

summary


- Trace between HDL code and model
- Run synthesis and review results

HDL Workflow Advisor - MVDR_example_hdl_4x4_partial_	systolic/MVDR HDL — — >
File Edit Run Help	
Find: 🔶 💠	
	3.2. Generate RTL Code and Testbench
HDL Workflow Advisor	Analysis (^Triggers Update Diagram)
V 🖉 1. Set Target	Generate RTL code and testbench for the selected subsystem
^1.1. Set Target Device and Synthesis Tool	Input Parameters
 1.2. Set Target Frequency 2. Prepare Model For HDL Code Generation 	Generate RTL code
 2.1 Check Model Settings 	Generate test bench
 2.1. Check Model Settings 3. HDL Code Generation 	Generate validation model
 3.1. Set HDL Options 	
^3.2. Generate RTL Code and Testbench	Run This Task
3.3. Verify with HDL Cosimulation	
> 🙀 4. FPGA Synthesis and Analysis	Result: 🔮 Passed
	<pre>### Generating HDL for 'MVDR_example_hdl_4x4_partial_systolic/MVDR HDL'. ### Using the config set for model <u>MVDR_example_hdl_4x4_partial_systolic</u> for HDL code generation parameters. ### Running HDL checks on the model 'MVDR_example_hdl_4x4_partial_systolic'. ### Begin compilation of the model 'MVDR_example_hdl_4x4_partial_systolic'</pre>
	### Begin compilation of the model 'MVDR_example_hdl_4x4_partial_systolic'
	### Working on the model 'MVDR_example_hdl_4x4_partial_systolic'
	### <u>'AdaptivePipelining'</u> is set to 'Off' for the model. 'AdaptivePipelining' can improve the
	<u>H</u> elp <u>A</u> pply

22

Workflow Advisor

Readable, Traceable RTL Code



37

Code Generation Report

- **Resource Utilization** Report
- Critical Path **Estimation Report**

Code Generation Report		_		×
🗧 💠 🎯 🛛 Find:	∂ {	Match Case		
Contents Summary Clock Summary Code Interface Report Timing And Area Report High-level Resource Report Native Floating-Point Resource Report Critical Path Estimation Optimization Report Frame to Sample Distributed Pipelining Streaming and Sharing Delay Balancing Adaptive Pipelining		Critical Path Report for MVDR_example_hdl_4x4_partial_systolic/MVDR HDL Summary Section Critical Path Delay : 9.668 ns Critical Path Begin : D1_1 Critical Path End : Delay Highlight Critical Path: hdl_prj\hdlsrc\MVDR_example_hdl_4x4_partial_systolic\criticalPathEstimated.m Highlight Uncharacterized blocks: hdl_prj\hdlsrc\MVDR_example_hdl_4x4_partial_systolic\highlightCriticalPathEstimated.m Highlight Uncharacterized blocks: hdl_prj\hdlsrc\MVDR_example_hdl_4x4_partial_systolic\highlightCriticalPathEstimated.m	tionOffe	nd
<u>Hierarchy Flattening</u> <u>Target Code Generation</u> Code Reuse				
		MVDR HDL View All MVDR HDL		Property Inspector

Implementation Results

- Device: xczu49dr (ZCU216)
- Maximum frequency: 370 MHz
- Resource utilization:

Resource	Utilization	(%)
LUT	46K	10.9
LUTRAM	1.5K	0.7
FF	37K	4.3
BRAM	18	1.7
DSP	94	2.2

MATLAB Simulink

Ethernet

Xilinx ZCU216 RFSoC Eval Board



Leaving you still a lot of room for integration!

RF Pixels Verifies Millimeter Wave RF Electronics on a Zynq RFSoC Based Digital Baseband

Challenge


Test and demonstrate radio front-end designs that incorporate specialized RF electronics hardware and millimeter wave spectrum technology

Solution

Use MATLAB and Simulink to implement a digital baseband and deploy it to a Zynq RFSoC board for over-the-air testing

Results

- Engineering effort reduced by one year or more
- Digital baseband implementation completed by a single engineer
- Design iterations reduced from weeks to days



Digital baseband implemented in HDL, used to verify the RF Pixels radio front end.

"By adapting the LTE golden reference model from Wireless HDL Toolbox and deploying it to a Zynq UltraScale+ RFSoC board using HDL Coder, we saved us at least a year of engineering effort—and this approach enabled me to complete the implementation myself, without having to hire an additional digital engineer."


- Matthew Weiner, RF Pixels

Key Takeaways





HDL Code Generation for Beamforming algorithms




Integrated Verification of HDL Code

MATLAB EXPO

Automated HDL Test Bench


- Generate HDL test bench with test vectors captured from Simulink model
- Run HDL simulation (using Vivado Simulator, Questa, etc) to verify correctness of generated RTL

MySim MySim MySim t Bi tor_tb(rtt) Vi	Objects Q Name & dk & reset & dk	Value 0 0	? _ 0 6	10 × ¢	Untitled 1*		≅ Default Layout ? ▶ 12 27 46 16 14
t BI	Q Name Lå cik Lå reset	0 0	Data Type Logic			+ [∢	▶ 1 12 12 14 15 16 16 16
t Bi ctor_tb(rtl) Vi	Name Lå cik Lå reset	0 0	Data Type Logic	¢	ର ≝ ଭ ଭ ∷	•[•[
ctor_tb(rtl) VF	lઢ cik lઢ reset	0 0	Logic	î			
	1å reset	0	-				50.467 1
ctor(rtl) Vł			Logic		Name	Value	
	18 clk					0	0 us 20 us 40 us 40 us
		0	Logic		i reset	0	
	18 vali	1	Logic		dk_enable	0	
	诸 rdE		Logic		> W data_in_re[15:0]	0000	
	🛿 vali		Logic		> # data_in_im[15:0]	0000	
	> 🕸 mi		Array		valid in	0	
			-				
			-				
			-			00000	
			-		₩ detected	0	
			-		detected_ref	0	
			-		W valid_out	0	
			-		le valid_out_ref	0	
,				~		()	
	>	「猫 res 「猫 det 「猫 det 「猫 det 「猫 det 「猫 ref 「猫 rmi	道 res 1 월 ch 1 월 det 1 월 det 1 월 ch 1 월 mi 1 월 mi 1	내 res 1 Logic 내 det 1 Logic 내 det 1 Logic 내 det 0 Logic 내 det 1 Logic 내 det 1 Logic 내 mi 1 Logic 내 mi 0 Logic	1월 res 1 Logic 1월 ch 1 Logic 1월 deL 1 Logic 1월 deL 0 Logic 1월 deL 1 Logic 1월 ch 1 Logic 1월 mi 1 Logic 1월 mi 0 Logic	14 value 1 Logic 1 Valid_out_ref 1 Valid_out_ref 1 Valid_out_ref 1 1 1 Logic 1 Valid_out_ref 1	\[\] \[\] \[\] \[




HDL Verifier

Test and verify Verilog and VHDL using HDL simulators and FPGA boards



HDL Verifier


Test and verify Verilog and VHDL using HDL simulators and FPGA boards




44


HDL Cosimulation Setup Creation

Q Search			
Solver Data Import/Export Math and Data Types Diagnostics Hardware Implementation Model Referencing Simulation Target Code Generation Coverage HDL Code Generation Target Optimization Floating Point Global Settings Report Test Bench EDA Tool Scripts	Test Bench Generation Output HDL test bench Cosimulation model SystemVerilog DPI test bench Simulation tool: Mentor Graphics Mo Configuration Test bench name postfix: Force clock Clock high time (ns): Clock low time (ns): Hold time (ns): Setup time (ns): Force clock Force clock Clock low time (ns): Hold time (ns): Clock low time (ns): Force clock Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low time (ns): Clock low tim	delsim HDL code cov tub 5 5 2 8	rerage
	ОК	Cancel Help	Apply










Combining with power of Simulink Test Manager Develop, manage, and execute simulation-based tests

Author, manage, organize tests

Execute simulation, equivalence and baseline tests

Review, export and report

	Ŧ
Test Browser	_
Vite Inter Compared Pathemanne Test Compared Pathemanne Compared Pathemanne	C Enabled
Deel PARAMETER OVERRIDES	?
ExceDinverExamples CALLBACKS CALLBACKS	?
▲ SystemTesting → INPUTS	?
ExampleBaseIneTesting OUTPUTS	?
CONFIGURATION SETTINGS OVERRIDES	?
- BASELINE CRITERIA	?
50%A, MARE ARE TO, PELTO,	+
StowkcelbaselineCheckpoint1.mat 0 000 %	
HOTHEY MUX	
Name is Slow Accel	
Type Baseline Test 4Ad. @ Capture. [] Delet	
Lacason ClusersymoneurDesito	
Enabled V	
Hierarchy ComponentTesting > Fu Nodel 8f_cair	
muon asa	
Uninersitä kaisessä pievala usenerja Hannes Rame Ögbönven	




🔒 NativeFl	oatingPointMod	lResults.pdf - Adobe Acrobat Reader DC (32-bit)	_		×
File Edit	View Sign	Window Help			
Home	Tools	NativeFloatingPoint × Repor	ts		
	7 🖶 🖻	C 🔿 🕐 🕗 1 / 152 📮 🖉 🖉			
					0
	Report Generated by Test Manager				-
		· · ·			Cu
	Title:	Native Floating Point Model Results			
	Author:			4	Po
	Date:	09-Jun-2022 07:01:05			
	Test Environment				
	Platform:	PCWIN64			
	MATLAB:	(R2022a)			
					1.1


Summary and Resources

Key Takeaways





HDL Code Generation for Beamforming algorithms



Integrated Verification of HDL Code

Beamforming Demonstration





FPGA-Adaptive-Beamforming-and-Radar-Examples

version 1.0.0.2 (10.1 MB) by Tom Mealey **STAFF** FPGA/HDL demonstrations for beamforming and radar designs. https://github.com/mathworks/FPGA-Adaptive-Beamforming-and-Radar-Examples

	*** ** (2)				
	224 Downloads 🕕				
U	pdated 21 Jun 2021				
	From GitHub				
١	/iew Version History				
View license on GitHub					
+ Follow	Download				

- ZCU111 RFSoC Adaptive Beamformer demo for 4x4 matrix solve for 4 channel ADC/DAC
- Places nulls in interference locations and maximizes beam pattern for steering direction
- Interactively steer angles for interference and beam pattern at run-time






Learn more about Phased Arrays and Beamforming basics



What Are Phased Arrays? (17:35)

Phased arrays are multiple sensors that act together to produce a desired sensor pattern and can be steered electronically simply by adjusting the phase of the signals to each individual element.



An introduction to Beamforming (13:57)

This video shows how adjusting the gain and phase unevenly to each element in an array provides a lot more flexibility in shaping what that beam looks like and opens up the possibility of adaptive beamforming.



Why multichannel beamforming is useful for wireless communication (13:14)

This video covers some of the reasons why multichannel beamforming is required to overcome the problems that we face with modern communication systems like 5G and WiFi.



Why Digital Beamforming Is Useful for Radar (13:07)

Learn how you can use digital beamformers to improve the performance and functions of radar systems.

Understanding Phased Array Systems and Beamforming

Learn More

Visit MATLAB for FPGA, ASIC, and SoC Development solution page

MATLAB for FPGA, ASIC, and SoC Development

Automate your workflow — from algorithm development to hardware design and verification

- Learn more about FPGA Design with MATLAB
 - HDL Coder Self-Guided Tutorial
 - HDL Coder Evaluation Reference Guide

MATLAB EXPO

Thank you



© 2023 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See *mathworks.com/trademarks* for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

