

MATLAB EXPO

Accelerating Production of Industry-Compliant Embedded Software Using Model-Based Design

Vamshi Kumbham, MathWorks

Vaishnavi Hanumapalli Rajasimha, MathWorks



The Economist | Log in | Register | Subscribe | Digital & mobile

World politics | Business & finance | Economics | Science & technology | Culture | Blogs | D

When code can kill or cure

Medical technology: Applying the “open source” model to the design of medical devices promises to increase safety and spur innovation

Jun 2nd 2012 | From the print edition | Like 328 | Tweet 236

Andrew Baker

Recall: BMW 7-Series may roll away when parked

Automaker blames a software problem that causes certain 2005-2008 models to remain in neutral.

By Clifford Atiyeh Oct 29, 2012 6:07AM

Share 83 | Tweet 6 | Share 14

BMW is again recalling the [previous-generation 7-Series](#) for a software problem, this time to stop the transmission from selecting neutral when the car is shut off, according to filings with the National Highway Traffic Safety Administration.

On 2005-2008 models with the Comfort Access keyless start option, the transmission may select neutral instead of park when the driver presses the start/stop button. Like other BMW models, the 7-Series is designed to engage park automatically upon shutoff, and the “P” button does not need to be pressed. However, several instances – unknown to the driver – can prevent this from occurring.

United Airlines experiences yet another major computer glitch

Problem with dispatch system software leads to hundreds of delays, some cancellations, call for 'heads to roll'

November 15, 2012
By Gregory Karp, Chicago Tribune

United Airlines, just a week before the year's busiest travel period,

HYBRID VEHICLES

Toyota: Software to blame for Prius brake problems

Home » Technology » Tech News

THE GLOBE AND MAIL

Hacker attack on your car's computer could be lethal: experts

JIM FINKLE
Boston — Reuters
Published Monday, Aug. 20 2012, 8:41 AM EDT
Last updated Monday, Aug. 20 2012, 8:51 AM EDT

COLUMBIA ENGINEERING
The Fu Foundation School of Engineering and Applied Science

SEAS Computer Scientists Find Vulnerabilities in Cisco VoIP Phones

29 Nov 2011 6:03am, EST

Exclusive: Millions of printers open to devastating hack attack, researchers say

By Bob Sullivan, Columnist, NBC News


Could a hacker from half-way around the planet control your printer and give it instructions so frantic that it could eventually catch fire? Or use a hijacked printer as a copy machine for criminals, making it easy to commit identity theft or even take control of entire networks that would otherwise be secure?

Columbia University



This time-lapsed image of a screen on an HP LaserJet shows the impact of a rogue print job used to reprogram the device.

It's not only possible, but likely, say researchers at Columbia University, who claim they've

Shift-Left Verification




Traditional software development vs. Model-Based Design




Source: [Simulation and Model-Based Design](#)


Simulink is for Simulation of Every Project:




Wireless Communications




Electrification




Control Systems




Signal Processing




Autonomous Systems and Robotics



Advanced Driver Assistance Systems



Digital Twins



Artificial Intelligence

Adoption of Model-Based Design across Industries



Airbus Helicopters Accelerates Development of DO-178B Certified Software with Model-Based Design

Software testing time cut by two-thirds



LS Automotive Reduces Development Time for Automotive Component Software with Model-Based Design

Specification errors detected early





EVLO Energy Storage Accelerates Development of Energy Management Systems with Model-Based Design


Continuously improve software quality

More User Stories: www.mathworks.com/company/user_stories.html

Concept to Deployment:




Developing Control Software for Power Window




What we learn today

Accelerating Production of Embedded Software

- Simulate and test your system early and often
- Validate your design with physical models
- Generate and deploy directly to your embedded system
- Verify the generated code for any Run-Time issues and comply to Coding Standards
- Maintain a digital thread with traceability throughout



Try out **new** ideas.
Fast **repeatable** tests.



Eliminate **manual steps**
and reduce **human error**.




There are three key pieces to Model-Based Design

Modeling & Simulation

Testing & Validation

Code Generation & Code Verification



Conditions analyzed

Description	True	False
Condition 1, "alt>10000"	4 U1.1	185 U1.1
Condition 2, "anomaly"	0 	4 U1.1

MC/DC analysis (combinations in parentheses did not occur)

Decision/Condition	True Out	False Out
Transition trigger expression		
Condition 1, "alt>10000"	TF U1.1	Fx U1.1

```


604      /* End of Saturate: '<S210>/Saturation' */
605
606      /* RelationalOperator: '<S196>/NotEqual' */
607      NotEqual_n = (0.0F != Switch_f);
608
609      /* Signum: '<S196>/SignPreSat' */
610      if (Switch_f <= 0.0F) {
611          Switch_f = -1.0F;
612      } else {
613          if (Switch_f >= 0.0F) {
614              Switch_f = 1.0F;
615          }
616      }
    
```

SIMULINK®


Simulation and Model-Based Design

System Requirements:


- The window must fully open and fully close within 4 s.
- If the up is issued for between 200 ms and 1 s, the window must fully open. If the down command is issued for between 200 ms and 1 s, the window must fully close.
- The window must start moving 200 ms after the command is issued.
- The force to detect when an object is present is less than 100 N.
- When closing the window, if an object is in the way, stop closing the window and lower the window by approximately 10 cm



System Composer



Architecture Model



Software Architecture Model

Requirements and Model Linking:

The screenshot displays the Simulink Requirements tool interface. The main workspace shows a block diagram with the following components and their connections:

- driver_switch V1234**: Has ports for neutral, up, and down. It is connected to the **power_window_control_system** block.
- passenger_switch V1234**: Has ports for neutral, up, and down. It is connected to the **power_window_control_system** block.
- power_window_control_system**: A system block with ports for armature_current, Position, driver_neutral, driver_up, driver_down, passenger_neutral, passenger_up, and passenger_down. It has two output ports: move_up and move_down. A red circle highlights a badge icon on its top right.
- window_system V1**: Has ports for armature_current, position, force, and gear_angle. It receives inputs from move_up and move_down. It has an output port object_present. An arrow labeled "IMPLEMENTS" points from this block to the "3 Functional Requirements: Functional Requirements" entry in the Detailed Requirement pane.
- window_world V12345**: Has an input port gear_angle and an output port object_present. It is connected to the gear_angle port of window_system.

The "Detailed Requirement" pane at the top right shows a list of requirements, with "3 Functional Requirements: Functional Requirements" highlighted in blue and circled in red. An arrow points from this requirement to the window_system block.


At the bottom, the "Requirements - slxPowerWindowExample_arch" window shows a table of imported requirements:

Index	ID	Summary
PowerWindowSystemRequirements		
Import1	PowerWindowSystemRequirements	References to PowerWindowSystemRequirements.docx
1	1 Overview	Overview
2	2 System overview	System overview
3	3 Functional Requirements	Functional Requirements
4	4 Interface specification	Interface specification

A red circle highlights the row for "3 Functional Requirements" in the table, with an arrow pointing to the "Imported Requirements" label below it.

Imported Requirements

Author, link, and validate for designs and tests




Requirements Toolbox

Author, link, and validate requirements for designs and tests

Import and Author Requirements


- Author requirements in MATLAB/Simulink
- Integrate with requirements tools



[Examples](#)

Model Requirements


- Specify formal requirements
- Validate earlier with simulation



[Examples](#)

Requirements Traceability


- Trace to design, code and test
- Understand the impact of changes to design and test



[Examples](#)



Coverage and Impact Analysis

- Identify gaps in design or test
- Respond to requirement changes




[Examples](#)


Modelling Software Requirements:



Create Interactive model for Simulation Analysis:



Run Model Advisor Checks:



Model Advisor

Result Statuses

- Not Run
- Passed
- Justified
- Warning
- Failed
- Incomplete

Check for:

- Readability and Semantics
- Performance and Efficiency
- Design Errors
- Clones
- And more.....


Generate reports for audits

Simulink Check

Automate verification and correct models to improve design

Standards & Guidelines Checks


- Automate standards compliance
- Find and fix issues while you design
- Customize checks



[Examples](#)

Dashboards

- Assess completeness and quality
- Analyze complexity, size, reusability



[Examples](#)

Model Refactoring


- Find clones and modeling patterns
- Refactor to improve maintainability

Refactor Benefits		
Category	Potential reuse percentage	Percentage of Total
Overall		22.5806
Exact		6.4516
Similar		16.129

[Examples](#)

Model Slicer

- Simplify models to isolate behavior
- Debug test failures



[Examples](#)




There are three key pieces to Model-Based Design

✓ Modeling & Simulation

Testing & Validation

Code Generation & Code Verification



Conditions analyzed

Description	True	False
Condition 1, "alt>10000"	4 U1.1	185 U1.1
Condition 2, "anomaly"	0 	4 U1.1

MC/DC analysis (combinations in parentheses did not occur)

Decision/Condition	True Out	False Out
Transition trigger expression		
Condition 1, "alt>10000"	TF U1.1	Fx U1.1

```

604      /* End of Saturate: '<S210>/Saturation' */
605
606      /* RelationalOperator: '<S196>/NotEqual' */
607      NotEqual_n = (0.0F != Switch_f);
608
609      /* Signum: '<S196>/SignPreSat' */
610      if (Switch_f <= 0.0F) {
611          Switch_f = -1.0F;
612      } else {
613          if (Switch_f >= 0.0F) {
614              Switch_f = 1.0F;
615          }
616      }
    
```

SIMULINK®

Simulation and Model-Based Design

Systematic Functional Testing with Simulink Test

Test Case



Model Sim through SIL, PIL and HIL
Scale with Parallel Computing Toolbox and Continuous Integration

Inputs

Data file (input)

Scenario
Signal Editor



Test Sequence

```
classdef BaselineTest < sltest.TestCase
    methods (Test)
        function testOne(testCase)
            simOut = testCase.simulate('TestExample');
            testCase.verifySignalsMatch(simOut, 'baseline');
        end
        function testTwo(testCase)
        end
    end
end
```

MATLAB Code

Stateflow

and more!



Assessments

Data file baseline)

Test Assessment

Temporal Assessment

```
function customCriteria
Perform custom criteria
test.verifyThat(testCase, ...
```

MATLAB Code

and more!

Test Manager: Manage and organize tests

The screenshot displays the MATLAB Test Manager interface. The main window is titled "ACC_ISO_CurveTest" and is set to "Enabled". The interface is divided into several sections:

- TESTS:** A top toolbar with icons for New, Open, Save, Cut, Copy, Delete, Test Spec Report, Run, Run with Stepper, Stop, Parallel, Report, Visualize, Highlight in Model, Export, Testing Dashboard, Preferences, and Help.
- Test Browser:** A left-hand pane with a search filter and a tree view of test scenarios. The selected scenario is "ACC_ISO_CurveTest".
- Property Table:** A table at the bottom left showing properties for the selected test:


PROPERTY	VALUE
Name	ACC_ISO_CurveTest
Type	Baseline Test
Model	LaneFollowingTestBenchEx...
Simulation Mode	[Model Settings]
Location	C:\Demos\examples\stestL...
Enabled	<input checked="" type="checkbox"/>
Hierarchy	LaneFollowingTestScenario...
Tags	Type comma or space separa...
- Configuration Panel:** The main area on the right contains expandable sections:
 - DESCRIPTION***
 - REQUIREMENTS***
 - SYSTEM UNDER TEST***
 - PARAMETER OVERRIDES**
 - CALLBACKS***
 - INPUTS**
 - SIMULATION OUTPUTS**
 - BASELINE CRITERIA***: A table listing baseline criteria for various signals.

SIGNAL NAME	SHEETS	ABS TOL	REL TOL	LEADING TOL	LAGGING TOL
<input checked="" type="checkbox"/> baseline1	baseline1	0	0.00%	0	0
<input checked="" type="checkbox"/> collision		0	0.00%	0	0
<input checked="" type="checkbox"/> driver_set_velocity		0	0.00%	0	0
<input checked="" type="checkbox"/> ego_acceleration		0.2	0.00%	0	0
<input checked="" type="checkbox"/> steering_angle		0	0.00%	0	0
<input checked="" type="checkbox"/> ego_velocity		0.25	0.00%	0	0
<input checked="" type="checkbox"/> lateral_deviation		0	0.00%	0	0
 - LOGICAL AND TEMPORAL ASSESSMENTS***: A table listing assessment callbacks.

EN.	NAME	ASSESSMENT	REQUIREMENTS
<input checked="" type="checkbox"/>	CheckLateralDeviat...	At any point of time ...	None
 - VISUAL REPRESENTATION:** A timing diagram showing a TRIGGER signal (dashed blue line) and a RESPONSE signal (solid black line). The trigger has a rising edge, and the response is true after a delay. Labels include "At rising edge", "After at most", and "max-time".

Test Browser

Test Manager: View and debug test results



Test Results



Authoring Test Cases:

The screenshot shows the Test Manager application with the 'Test Input Scenario' configuration page open. The interface includes a menu bar, a toolbar, a test browser on the left, and a main configuration area on the right. The configuration area is titled 'Test Input Scenario' and includes sections for 'TAGS', 'DESCRIPTION*', 'REQUIREMENTS', 'SYSTEM UNDER TEST', 'PARAMETER OVERRIDES', 'CALLBACKS', 'INPUTS', 'SIMULATION OUTPUTS', 'CONFIGURATION SETTINGS OVERRIDES', and 'BASELINE CRITERIA'. The 'SYSTEM UNDER TEST' section is expanded, showing a 'Model' field with a warning icon and a 'Test Harness' section. The 'BASELINE CRITERIA' section is also expanded, showing a table with columns for 'SIGNAL NAME', 'ABS TOL', 'REL TOL', 'LEADING TOL', and 'LAGGING TOL'. A note at the bottom of the table reads: 'Click "Add" button to add an existing baseline file or click "Capture" to record a new baseline.'

Test Browser

Filter tests by name or tags, e.g. tags: test

- powerwindow_testing*
 - ModellnLoop
 - Test_Input_Scenario

Test Input Scenario Enabled

powerwindow_testing » ModellnLoop » Test_Input_Scenario

Baseline Test





Create Test Case from External File

▶ TAGS

▶ DESCRIPTION*

▶ REQUIREMENTS

▼ SYSTEM UNDER TEST ?

Model:    

▶ TEST HARNESS

▶ SIMULATION SETTINGS AND RELEASE OVERRIDES

▶ PARAMETER OVERRIDES ?

▶ CALLBACKS ?

▶ INPUTS ?

▶ SIMULATION OUTPUTS ?

▶ CONFIGURATION SETTINGS OVERRIDES ?

▼ BASELINE CRITERIA ?

Include baseline data in test result

SIGNAL NAME	ABS TOL	REL TOL	LEADING TOL	LAGGING TOL	
Click "Add" button to add an existing baseline file or click "Capture" to record a new baseline.					

Property Table

PROPERTY	VALUE
Name	Test_Input_Scenario
Type	Baseline Test
Model	
Simulation Mode	[Model Settings]
Location	C:\Users\vkumbham\MATL...
Enabled	<input checked="" type="checkbox"/>
Hierarchy	powerwindow_testing » Mo...
Tags	Type comma or space separa...

Adding more test cases for better coverage:

The screenshot displays the MATLAB Test Manager interface. The left pane shows a tree view of test cases under 'powerwindow_testing' > 'ModellnLoop', with 'Test_Multiple_Scenarios' selected. The main pane shows the configuration for this test, including a description, requirements, and a system under test section with a highlighted model field.

Test Browser | Results and Artifacts

Filter tests by name or tags, e.g. tags: test

- powerwindow_testing
 - ModellnLoop
 - Test_Input_Scenario
 - Test_Multiple_Scenarios**

Test_Multiple_Scenarios Enabled

[powerwindow_testing](#) » [ModellnLoop](#) » [Test_Multiple_Scenarios](#)

Simulation Test

Create Test Case from External File

▶ TAGS

▼ DESCRIPTION*

Test Multiple Input scenarios using excel sheet where each sheet test different input scenarios

▶ REQUIREMENTS

▼ SYSTEM UNDER TEST ?

Model:

▶ TEST HARNESS

▶ SIMULATION SETTINGS AND RELEASE OVERRIDES

▶ PARAMETER OVERRIDES ?

▶ CALLBACKS ?

▶ INPUTS ?

▶ SIMULATION OUTPUTS ?

▶ CONFIGURATION SETTINGS OVERRIDES ?

▶ ITERATIONS ?

▶ LOGICAL AND TEMPORAL ASSESSMENTS ?

▶ CUSTOM CRITERIA ?

▶ COVERAGE SETTINGS* ?

PROPERTY	VALUE
Name	Test_Multiple_Scenarios
Type	Simulation Test
Model	
Simulation Mode	[Model Settings]
Location	C:\Users\vkumbham\MATL...
Enabled	<input checked="" type="checkbox"/>
Hierarchy	powerwindow_testing » Mo...
Tags	Type comma or space separal

Simulink Test

Develop, manage, and execute simulation-based tests

Test Manager

- Author, manage, organize tests
- Execute simulation, equivalence and baseline tests
- Review, export, report

Test Browser

Test Results

Reports

Report Generated by Test Manager
 Title: LandingGearControl-Regression Tests
 Author: Jessica Johnson
 Date: 20-Feb-2015 18:28:22
 Test Environment: Platform: PCWIN64, MATLAB: (R2015a)

Examples

Test Harnesses

- Isolate Component Under Test
- Synchronized, simulation test environment

Component under test

Test Harness

Examples

Test Authoring

- Specify test inputs, expected outputs, and tolerances
- Construct complex test sequences and assessments

Test Sequence

Step	Transition	Next Step
init_step speed = ramp (t), throttle = ramp (t).	1. after (2, sec)	step_2
step_2 speed = 2* ramp (t), throttle = 2* ramp (t).	1. gear = 3	step_3

Signal Editor

Time-Series Data

Temporal Assessments

Expected Behavior
 TRIGGER: true (9.50 to 11.0), false (11.0 to 11.5)
 RESPONSE: true (11.5 to 13.0), false (13.0 to 13.5)
 At trigger-min-time: 2 s

Examples

Simulink Coverage

Measure test coverage in models and generated code

Model Coverage

- Measure test completeness
- Identify missing tests or unintended functionality

Switch block "Switch1"

Justify or Exclude

Requirement Testing Details

Implemented Requirements	Verified by Tests	Associated Runs
Enable Switch Detection	Enable button	U1.1

Parent: [crs_controller/DriverSwRequest](#)

Metric Coverage

Cyclomatic Complexity	1
Decision	100% (2/2) decision outcomes
Execution	100% (1/1) objective outcomes

Decisions analyzed

Decision	Count	Coverage
logical trigger input	1	100%
false (output is from 3rd input port)	1607/1608	U1.1
true (output is from 1st input port)	1/1608	U1.1

[Examples](#)

Generated Code Coverage

- Find untested generated code
- Map results from code to model object

Generated code coverage report for a block in the model.

[Examples](#)

Highlighting and Reporting

- View coverage results on diagrams
- Manage accumulated coverage results

Test Browser Results and Attach

Filter results by name or tags, e.g. tags: test

Summary

ANALYZED MODEL	REPORT	COMPLEX.	DECISION	EXECUTION
slcovSerialSwitchUnits	7	100%	100%	100%
slcovSerialSwitchUnits/SwitchUnit2	4	100%	100%	100%


[Examples](#)

Simulink Design Verifier

Use formal methods to identify design errors

Design Error Detection


- **Uncover** hard to find dead logic and design flaws



Examples

Test Generation


- **Automate** test vector generation to analyze missing coverage



Examples

Requirements Proving

- **Prove** formally design meets requirements



Examples




There are three key pieces to Model-Based Design

✓ Modeling & Simulation

✓ Test & Validation

Code Generation & Code Verification



Conditions analyzed

Description	True	False
Condition 1, "alt>10000"	4 U1.1	185 U1.1
Condition 2, "anomaly"	0 	4 U1.1

MC/DC analysis (combinations in parentheses did not occur)

Decision/Condition	True Out	False Out
Transition trigger expression		
Condition 1, "alt>10000"	TF U1.1	Fx U1.1

```

604      /* End of Saturate: '<S210>/Saturation' */
605
606      /* RelationalOperator: '<S196>/NotEqual' */
607      NotEqual_n = (0.0F != Switch_f);
608
609      /* Signum: '<S196>/SignPreSat' */
610      if (Switch_f <= 0.0F) {
611          Switch_f = -1.0F;
612      } else {
613          if (Switch_f >= 0.0F) {
614              Switch_f = 1.0F;
615          }
616      }
    
```


SIMULINK®

Simulation and Model-Based Design

Model-in-the-Loop (MIL)



Verify models using simulations

- **Develop a model of the actual plant (hardware) in a simulation environment.**
- **Develop the controller model and verify if the controller can control the plant as per the requirement.**
- **Test the controller logic on the simulated model of the plant.**






Control Software testing: Model-in-the-Loop (MIL)





Automatic Code Generation:





Code Customization and Optimizations:

- Hardware Support Packages
- Code Replacement Libraries for Custom libraries eg.
 - ARM Cortex A Ne10
 - Intel SSE, AVX
 - ARM Cortex M CMSIS
- C Caller Block for external code integration
- S-Functions for legacy code
- Organization wide Custom Libraries via Code Replacement Libraries

FILTERED BY ARM x Remove All x

Results 1 - 18 of 18





ARM Cortex A Ne10 Library Support from DSP System Toolbox 

Optimized C code generation from MATLAB or Simulink for ARM

Vendors: ARM

Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported





ARM Cortex A Support from Embedded Coder 

Generate code optimized for Cortex A processors.

Vendors: ARM

Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported





ARM Cortex-M CMSIS Library Support from DSP System Toolbox 

Optimized C code generation from MATLAB or Simulink for ARM

Vendors: STMicroelectronics, ARM

Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported





ARM Cortex-M Support from Embedded Coder 

Generate code optimized for Cortex-M processors.

Vendors: STMicroelectronics, ARM

Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported



ARM Cortex-R Support from Embedded Coder 

Generate code optimized for Arm Cortex-R processors


Vendors: TTI, ARM

Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported


Why use Static Analysis?

- No dependency of hardware
- No execution of the code
- No instrumentation
- No tests cases needed

- ✓ Identify hard to reach states, Unusual runtime scenarios
- ✓ Apply consistent programming practices
- ✓ Run automated analysis early and often!



Polyspace Analysis on the Embedded Software





Launch Polyspace from Simulink

The screenshot displays the MATLAB Polyspace environment. The top menu bar includes SIMULATION, DEBUG, MODELING, FORMAT, APPS, C CODE, and POLYSPACE. The toolbar contains options for 'Analyze Code from', 'Run Analysis', 'Analysis Results', 'Open Earlier Results', 'Access', 'Remove Highlighting', 'Copy Annotations', 'Paste Annotations', 'Delete Annotations', 'Add Annotation', and 'Delete Annotations'. The main workspace shows a Simulink model for a power window control system. The model includes several blocks: 'position Continuous' (with inputs 'position' and 'reset'), 'armature_current' (with input 'armature_current'), 'neutral_up_down' (with inputs 'neutral', 'up', 'down', 'reset', and 'validate_driver_state'), and 'passenger_neutral_up_down' (with inputs 'neutral', 'up', 'down', 'reset', and 'validate_passenger_state'). A 'slexPowerWindowControl' block is also present, with inputs 'trigger', 'obstacle', 'endstop', 'driver', and 'passenger'. The model is annotated with several data points labeled with circled numbers 1 through 8. The bottom status bar shows 'Code Mappings - Component Interface'.



Traceability between Model and Code

Result Details

Variable trace f* focVelocityEncoder_F28069.c / focVelocityEncoder_F28069_step1()

Result Review

Status Unreviewed

Severity Unset

SEI CERT C INT13-C (Recommendation)

Use bitwise operators only on unsigned operands
Right operand of | is negative.
A | operation on negative value may alter the sign bit and lead to the result misinterpretation.
Use unsigned integer type or avoid negative values.

Event	File
1	INT13-C Use bitwise operators only on unsigned operands focVelocityEncoder_F28069.c

Configuration Result Details

Source

focVelocityEncoder_F28069.c × c2806xSchedulerTimer0.c ×

```


1426 tmp_0 = (int16_T) ((real32_T) fmod((real_T) rtb_Signla
1427 )
1428 }
1429 /* Switch: '<S65>/Switch' incorporates:
1430 * Constant: '<S65>/Constant1'
1431 * DataTypeConversion: '<S65>/DataTypeConv1'
1432 * DataTypeConversion: '<S65>/DataTypeConv2'
1433 * Logic: '<S65>/AND3'
1434 * RelationalOperator: '<S65>/Equal1'
1435 */
1436 if (rtb_NotEqual && (((((uint16_T)tmp) & 128U) !=
1437 & 127)) == (((((uint16_T)tmp_0) & 128U) != 0)
1438 (tmp_0 & 127)))) {
1439 rtb_IntegralGain = 0.0F;
1440 }
1441
                
```

Start Page

source-to-model link

- Clickable links
- Bidirectional
- Trace requirements to code

Polyspace Source Code Analysis Solutions



- ✓ C
- ✓ C++
- ✓ Ada




Method:
Formal Method based analysis
without need for code execution
→ **Abstract Interpretation**



hand-written
code



auto-generated
code



- Goal:**
- ✓ Find Runtime Errors (division by zero, overflows, etc.)
 - ✓ Find Coding Standards violations
 - ✓ Provide code metrics
 - ✓ **Prove that all the software we rely on is safe and secure**



Formal Methods for Functional Safety

FM.1.0 INTRODUCTION

Formal methods are mathematically based techniques for the specification, development, and verification of software aspects of digital systems. The mathematical basis of formal methods consists of formal logic, discrete mathematics, and computer-readable languages. The use of formal methods is motivated by the expectation that, as in other engineering disciplines, performing appropriate mathematical analyses can contribute to establishing the correctness and robustness of a design. For example, formal methods, because of their mathematical basis, are capable of:

FM.1.6.2 Formal Analysis

Although there are important benefits in creating formal models of life cycle artifacts, the most powerful benefits of formal methods are in the formal analysis of those models. Formal analysis can provide guarantees or proofs of software properties and compliance with requirements. **Proof or guarantee, implies that all execution cases** are taken into account, achieving **exhaustive verification**. To conduct a formal analysis, a set of

DO-333 Formal Methods Supplement

Sound analysis means that the method never asserts a property to be true when it may not be true” : False Negative

Polyspace Products

Bug Finder



→ High Quality, Secure, Compliant Code:


- Measurable, Maintainable, Consistent
- Very few defects or vulnerabilities
- Credits for functional safety, cybersecurity standards.

Code Prover




→ Fully Trusted Components:

- Robust, Safe, Secure
- Proven free of critical runtime defects and vulnerabilities
- Additional credits for standards.



Common Cyber Attack Scenarios



Unknowns + lack of robustness => Anything can happen (beyond spec)

Follow secure guidelines and practices as you code

```

4
5 #define BUFF_SIZE 128
6
7
8 int secure_print(char *str) {
9     char dst[BUFF_SIZE];
10    int r = 0;
11
12    if (sprintf(dst, "%s", str) == 1) {
13        r += 1;
14        dst[BUFF_SIZE-1] = '\0';
15    }
16

```

Result Details

Variable trace: sectest.c

Result Review



Status: Unreviewed
Severity: Unset

Use of dangerous standard function (Impact: Low)
Using 'sprintf' can cause the destination buffer to overflow. The output length depends on unknown values that 'sprintf' cannot control.

Event	File	Scope	Line
1 Take the address of variable 'dst'	sectest.c	secure_print()	12
2 Use of dangerous standard function	sectest.c	File Scope	12

Risk
These functions can cause buffer overflow, which attackers can use to infiltrate your program.

Fix
The fix depends on the root cause of the defect. Often the result details show a sequence of events that led to the defect. You can implement the fix on any event in the sequence. If the result details do not show the event history, you can trace back using



Immediate feedback & learning



Polyspace has 99.4% coverage of secure coding guideline CERT-C(++), identifies common programming errors (CWE) and computes complexity metrics



Robustness “Testing” with Guarantees

- *Sound* static analysis with proof
 - Based on analysis, not execution
 - Requires no test harness
 - Considers all inputs & states
 - Boundary values, race conditions, sufficient checking of user inputs...?

```

4 int x, y, tmp, magnitude;
5
6 actuator_position = 2; /* default */
7 tmp = 0; /* values */
8 magnitude = sensor_pos1 / 100;
9 Y = magnitude + 5;
10
11 while (actuator_position <= 10)
12 {
13     actuator_position++;
14     tmp += sensor_pos2 / 100;
15     Y += 3;
16 }
17 if ((3*magnitude + 100) >= 43)
18 {
19     magnitude++;
20     x = actuator_position;
21     actuator_position = x / (x - y);
22 }
23 return actuator_position*magnitude;
24

```

proof

operator / on type int 32
left: 10
right: [-21474855 .. -1]
result: [-10 .. 0]

green = formal proof
never a divide by zero !

Fast, misses no bugs and automatic

- Assert
- Buffer overrun
- Divide by zero
- Uninitialised variable
- Unreachable code

Proving Absence
of Critical Defects &
Vulnerabilities


- Stack Usage
- Data Flow
- Numerical
- Concurrent access
- Etc..



Static Application Security Testing (SAST)



Prove absence of vulnerabilities

Enforce secure coding rules & best practices



Analysis information: [Configuration](#) - [Unreachable functions](#) - [Analysis](#)

Check distribution
Proven: 93%



Results List

Family	Information	File	Class
Run-time Check		19 25 703	
Gray Check		19	
Orange Check		25	
Green Check		703	
Absolute address usage		1	
Division by zero		3	
Function not returning value		14	
Illegally dereferenced pointer		20	

Result Details

Status: Unreviewed
Severity: Unset

Illegally dereferenced pointer
 Pointer is within its bounds
 Dereference of local pointer 'meminddst' (pointer to unsigned int 16, size: 16 bits):
 Pointer is not null.
 Points to 1 bytes at offset 0 in buffer of 1 bytes, so is within bounds (if memory is allocated).
 Pointer may point to variable or field of variable:
 'focVelocityEncoder_F28069_B'.

Source


```

932 }
933
934 /* S-Function (memorycopy): '<Root>/OEP_Index_Pulse_Status'
935 {
936     uint16_T *memindsrc = (uint16_T *) (&ielRegister);
937     boolean_T *meminddst = (boolean_T *)
938         (&focVelocityEncoder_F28069_B.indexStatus);
939     *(boolean_T *) (meminddst) = *(uint16_T *) (memindsrc);
940 }
    
```

Considers *all* inputs & *all* program states


When to use Polyspace Product?

Embedded Software Development




Generated code from high-level modeling language


Integrated during the entire SDLC




DevOps Workflow for Code Analysis



Compliance to Industry Standards-IEC Certification Kit



Compliance to Industry Standards- DO Qualification Kit



DO Qualification Kit Overview

Supported
Standards

DO-178C

D.A.L A-E

Airborne Software

DO-278A

A.L. 1-6

Ground-based and
Space-based Software

Supported
Supplements

DO-331

Model-Based

DO-332

Object-Oriented

DO-333

Formal Methods

DO-178C Source Code Considerations

→ *Reduce manual code inspection*

Source Code Verification per 6.3.4

Source code is verifiable



Source code conforms to standards



Source code is accurate and consistent



Indicates item is covered by Polyspace

DO-178C Robustness Verification Considerations (High/Low Level)

→ *Reduce robustness testing*

Abnormal Inputs and Conditions per FM.6.7.b

Real and integer variables	<input checked="" type="checkbox"/>
System initialization during abnormal conditions	<input type="checkbox"/>
Possible failure modes of incoming data	<input type="checkbox"/>
Loops with computed loop variables	<input checked="" type="checkbox"/>
Protection mechanisms for exceeding frame times	<input type="checkbox"/>
Time-related function overflows	<input checked="" type="checkbox"/>
State transitions not allowed by requirements	<input type="checkbox"/>

Verification of Software Integrity per FM.6.7.c

Incorrect initialization of variables and constants	<input checked="" type="checkbox"/>
Parameter passing errors	<input checked="" type="checkbox"/>
Data corruption, especially global	<input checked="" type="checkbox"/>
Inadequate end-to-end numerical resolution	<input checked="" type="checkbox"/>
Incorrect sequencing of events and operations	<input checked="" type="checkbox"/>



Indicates item is covered by Polyspace Code Prover

Polyspace used across Industries(remake)

Miele Proves Absence of Run-Time Errors in Control Software Across Its Entire Product Line

"We have embedded static code analysis with Polyspace products deeply into our quality assurance processes. It is much better to find run-time errors as development begins than to find them at the end of development—or worse, after the product is delivered."

— Stefan Trampe, Miele



The Miele Center, Göttingen, Germany

Challenge

Maintain a reputation for producing quality appliances and other products by minimizing defects in the control software

Solution

Integrate Polyspace Code Prover and Polyspace Bug Finder into the development process to prove the absence of run-time errors in the software and enforce standard coding rules

Results

- Hundreds of source files analyzed daily
- Developer focus on core functionality enabled

Miele

Miracor Eliminates Run-Time Errors and Reduces Testing Time for Class III Medical Device Software

"From a developer's perspective, the main advantage of Polyspace Code Prover is a higher level of quality and correctness in the code. Polyspace Code Prover helps Miracor demonstrate this quality and correctness to the regulatory community, including the FDA, to prove that our device is safe."

— Lars Schiemann, Miracor Medical Systems



Miracor's PICSO Impulse System.

Challenge

Ensure the safety of a Class III medical device for improving outcomes for stent recipients

Solution

Use Polyspace Code Prover to prove the absence of run-time errors in the software, guide code reviews, complement functional tests, and support verification processes for regulatory approval

Results

- Unused and faulty code identified
- Verification processes for regulatory approval established
- Code review efficiency increased

Miracor

NASA Ames Research Center Develops Flight Software for Lunar Atmosphere Dust Environment Explorer

"Compared with using Model-Based Design, hand-coding the flight software would have taken longer and made collaboration more difficult. Managers and hardware subsystem engineers understand Simulink models, making it easy to achieve consensus because everyone knows what's going on in the software."

— Dr. Karen Gundy-Burlet, NASA Ames Research Center



Artist's rendering of the NASA LADEE spacecraft orbiting near the surface of the moon. Image courtesy NASA.

Challenge

Develop onboard flight software for the LADEE spacecraft

Solution

Use Model-Based Design to model the control systems and the spacecraft, generate 26,000 lines of C code, perform HIL and PIL tests, and create a mission training simulator

Results

- Models reused for training and command verification
- Flight software seamlessly updated in orbit
- Formal code inspection process streamlined

NASA

Leonardo Accelerates Development and Compliance of Radar Navigation Software to DO-178C

"DO Qualification Kit eliminated much of the guesswork involved in certification. It helped us understand how to use MathWorks tools for Model-Based Design and employ automation to meet DO-178 objectives, enabling us to present artifacts to the certification authority much faster than previously possible."

— Dr. Colum Brown, Leonardo



An AW101 long-range helicopter equipped with a Leonardo Osprey 30 active electronically scanned array radar system.

Challenge

Develop radar navigation software for use on search and rescue helicopters and certify it to DO-178

Solution

Use Model-Based Design to trace requirements to design elements, generate certifiable code, run automated simulation-based, SIL, and PIL tests, and generate reports and documentation

Results


- Recertification cycle times reduced by more than 90%
- Rate of testing quadrupled
- 250,000 pages of interactively linked documentation generated

LEONARDO

Volvo Cars Software Factory Increases Pace and Quality of Development with Polyspace

"With Polyspace, we can ensure software security and quality by identifying and fixing critical run-time errors before every code merge."

— Johannes Fofas, Volvo Cars



Volvo Cars uses Polyspace for static code checking throughout the development lifecycle.

Challenge

Develop reliable, standards-compliant software for the next generation of cars

Solution

Run static code analysis with Polyspace throughout the software development lifecycle


Results

- Critical run-time errors detected before field testing
- Improved productivity with better code reuse
- ASPICE, ISO 26262, and ISO/SAE 21434 certification

Volvo

Software-in-the-Loop (SIL)

Verify compiled object code matches simulation



Non-real-time execution:
synchronized with simulation






- Verify numerical equivalence
- Assess execution time
- Collect code coverage
- Create certification artifacts

- **Software-in-the-Loop (SIL)** No additional tools / hardware required




Control Software testing: Software-in-the-Loop (SIL)



Copyright 2013-2016 The MathWorks, Inc.



Software-In-Loop Testing:




Copyright 2013-2016 The MathWorks, Inc.


Diagnostic Viewer 2:30 PM: Simulation | 0 0 0 0

Processor-in-the-Loop (PIL)

Verify compiled object code matches simulation



Non-real-time execution:
synchronized with simulation



- Verify numerical equivalence
- Assess execution time
- Collect code coverage
- Create certification artifacts

- **Processor-in-the-Loop (SIL)** for testing on production hardware

Generate processor executables:

The screenshot shows the MATLAB Configuration Parameters dialog for the 'Code Generation' section. The 'Target selection' section is expanded, showing the following settings:

- System target file: ert.tlc (with a 'Browse...' button)
- Description: Embedded Coder
- Shared coder dictionary: <empty> (with a 'Set up...' button)
- Language: C (dropdown menu)
- Language standard: C89/C90 (ANSI) (dropdown menu)



The 'Build process' section is also expanded, showing the following settings:

- Generate code only
- Package code and artifacts
- Toolchain: GNU GCC Embedded Linux (dropdown menu, highlighted with a red box)
- Build configuration: Faster Runs (dropdown menu)
- ▶ Toolchain details

The 'Code generation objectives' section is currently collapsed. At the bottom of the dialog, there are buttons for 'OK', 'Cancel', 'Help', and 'Apply'.



Control Software testing: Processor-in-the-Loop (PIL)



Copyright 2013-2016 The MathWorks, Inc.



Control Software testing: Processor-in-the-Loop (PIL)

Copyright 2013-2016 The MathWorks, Inc.

```

target_io.c
c1 -c -nologo -GS -W4 -DWIN32 -D_MT -MT -D_CRT_SECURE_NO_WARNINGS /Od /Oy -DMW_CAN_BITRATE=500000 -DMW_CAN_ALLOWALLMSGS=1 -DCODER_ASSUMPTIONS_ENABLED=1 -DXIL_SIGNAL_HANDLER=1 -DCLASSIC_INTERFACE=0 -DALLOCATIONFCN=0 -DTERMFCN=1 -DONESTEPFCN=1 -DMAT_FILE=0 -DMULTI_INSTANCE_CODE=0 -DINTEGER_CODE=0 -DMT=1 -DTID01EQ=0 -DPORTABLE_WORDSIZES -DRTIOSTREAM_RX_BUFFER_BYTE_SIZE=50000 -DRTIOSTREAM_TX_BUFFER_BYTE_SIZE=50000 -DMEM_UNIT_BYTES=1 -DMemUnit_T=uint8_T -DMODEL=power_window_control_system -DNUMST=2 -DNCSTATES=0 -DHAVESTDIO -DMODEL_HAS_DYNAMICALLY_LOADED_SFCNS=@power_window_control_system_comp.rsp -Fo"coder_assumptions_app.obj" "C:\PROGRAMS\MATLAB\R2023a\toolbox\rtw\targets\pil\c\coder_assumptions_app.c"
coder_assumptions_app.c
c1 -c -nologo -GS -W4 -DWIN32 -D_MT -MT -D_CRT_SECURE_NO_WARNINGS /Od /Oy -DMW_CAN_BITRATE=500000 -DMW_CAN_ALLOWALLMSGS=1 -DCODER_ASSUMPTIONS_ENABLED=1 -DXIL_SIGNAL_HANDLER=1 -DCLASSIC_INTERFACE=0 -DALLOCATIONFCN=0 -DTERMFCN=1 -DONESTEPFCN=1 -DMAT_FILE=0 -DMULTI_INSTANCE_CODE=0 -DINTEGER_CODE=0 -DMT=1 -DTID01EQ=0 -DPORTABLE_WORDSIZES -DRTIOSTREAM_RX_BUFFER_BYTE_SIZE=50000 -DRTIOSTREAM_TX_BUFFER_BYTE_SIZE=50000 -DMEM_UNIT_BYTES=1 -DMemUnit_T=uint8_T -DMODEL=power_window_control_system -DNUMST=2 -DNCSTATES=0 -DHAVESTDIO -DMODEL_HAS_DYNAMICALLY_LOADED_SFCNS=@power_window_control_system_comp.rsp -Fo"coder_assumptions_data_stream.obj" "C:\PROGRAMS\MATLAB\R2023a\toolbox\rtw\targets\pil\c\coder_assumptions_data_stream.c"
coder_assumptions_data_stream.c
c1 -c -nologo -GS -W4 -DWIN32 -D_MT -MT -D_CRT_SECURE_NO_WARNINGS /Od /Oy -DMW_CAN_BITRATE=500000 -DMW_CAN_ALLOWALLMSGS=1 -DCODER_ASSUMPTIONS_ENABLED=1 -DXIL_SIGNAL_HANDLER=1 -DCLASSIC_INTERFACE=0 -DALLOCATIONFCN=0 -DTERMFCN=1 -DONESTEPFCN=1 -DMAT_FILE=0 -DMULTI_INSTANCE_CODE=0 -DINTEGER_CODE=0 -DMT=1 -DTID01EQ=0 -DPORTABLE_WORDSIZES -DRTIOSTREAM_RX_BUFFER_BYTE_SIZE=50000 -DRTIOSTREAM_TX_BUFFER_BYTE_SIZE=50000 -DMEM_UNIT_BYTES=1 -DMemUnit_T=uint8_T -DMODEL=power_window_control_system -DNUMST=2 -DNCSTATES=0 -DHAVESTDIO -DMODEL_HAS_DYNAMICALLY_LOADED_SFCNS=@power_window_control_system_comp.rsp -Fo"coder_assumptions_rtiostream.obj" "C:\PROGRAMS\MATLAB\R2023a\toolbox\rtw\targets\pil\c\coder_assumptions_rtiostream.c"
coder_assumptions_rtiostream.c
### Creating standalone executable ".\power_window_control_system.exe" ...
link /RELEASE /INCREMENTAL:NO /NOLOGO kernel32.lib ws2_32.lib mswsock.lib advapi32.lib -out:.\power_window_control_system.exe @power_window_control_system.rsp @power_window_control_system_ref.rsp
C:\Users\vkumbham\MATLAB\Projects\examples\powerwindow\work\slprj\vert_sharedutils\sl\hostobj\rtwshared.lib C:\Users\vkumbham\MATLAB\Projects\examples\powerwindow\work\slprj\vert\power_window_control_system\coderassumptions\pwslib\power_window_control_system_ca.lib
### Created: .\power_window_control_system.exe
### Successfully generated all binary outputs.
  
```




There are three key pieces to Model-Based Design

✓ Modeling & Simulation

✓ Test & Validation

✓ Code Generation & Code Verification



Conditions analyzed

Description	True	False
Condition 1, "alt>10000"	4 U1.1	185 U1.1
Condition 2, "anomaly"	0 U1.1	4 U1.1

MC/DC analysis (combinations in parentheses did not occur)

Decision/Condition	True Out	False Out
Transition trigger expression		
Condition 1, "alt>10000"	TF U1.1	Fx U1.1

```

604 /* End of Saturate: '<S210>/Saturation' */
605
606 /* RelationalOperator: '<S196>/NotEqual' */
607 NotEqual_n = (0.0F != Switch_f);
608
609 /* Signum: '<S196>/SignPreSat' */
610 if (Switch_f <= 0.0F) {
611     Switch_f = -1.0F;
612 } else {
613     if (Switch_f >= 0.0F) {
614         Switch_f = 1.0F;
615     }
616 }
    
```

SIMULINK®

Simulation and Model-Based Design

Quantifiable benefits of Model-Based Design




Model-Based Design enabled Continental to verify our design in-vehicle earlier, **eliminating six months of hardware development** and one prototype build. **Verification time was cut by up to 50 percent. 90 percent of application automatically coded.**

Thomas Ehl, Continental



“Front-loaded development with Model-Based Design enables us to **shorten development cycles and minimize rework**, which allows us to **deliver products earlier than our competitors.**”

Dr. Hisahiro Ito, Asst. GM.



System models reused across 54 products worldwide. “Once we had moved to Model-Based Design, we were able to use the same core system in many different vehicles by simply calibrating parameters such as the vehicle dimensions **and then re-generating production code.**”

Johan Hägnander, GM Engineering Europe




“We use our system design model in Simulink for ARP4754 to establish stable, objective requirements. **We save time by using the model as the basis for our software design model for DO-178—**from which we generate flight code— and reusing validation tests for software verification.”



Ronald Blanrue, Airbus Helicopters




Customers Accelerating the Certification Process using Model-Based Design




Model Based Design and DevOps



Model-Based Design Integrated Process



Model Based Design Verification Workflow



✓ Modeling
&
Simulation

✓ Test &
Validation

✓ Code
Generation &
Verification

Industry Compliance: Certification

for ISO 26262, IEC 61508, DO and related standards



- Qualify tools, including
 - Embedded Coder
 - Simulink Check
 - Simulink Coverage
 - Simulink Design Verifier
 - Simulink Test
 - Polyspace Bug Finder
 - Polyspace Code Prover
- Support standards, including
 - ISO 26262 (Automotive)
 - DO178C (Aero)
 - IEC 61508 (Industrial)
 - EN 50128 (Rail)
 - IEC 62304 (Medical)

KOSTAL Asia R&D Center Receives ISO 26262 ASIL D Certification for Automotive Software Developed with Model-Based Design




Leonardo Accelerates Development and Compliance of Radar Navigation Software to DO-178C



An AW101 long-range helicopter equipped with a Leonardo Osprey 30 active electronically scanned array radar system.

Relative Cost to Fix Error Detected During Product Development Phase




Data gathered by Hewlett Packard referred by XB in 2017
<https://xbsoftware.com/blog/why-should-testing-start-early-software-project-development/>


Key Takeaways

Accelerating Production of Industry-Compliant Embedded Software Using Model-Based Design

- ✓ Simulate and test your system early and often
- ✓ Validate your design with physical models
- ✓ Generate and deploy directly to your embedded system
- ✓ Verify the generated code for any Run-Time issues and comply to Coding Standards
- ✓ Maintain a digital thread with traceability throughout and comply to industry standards



Try out **new** ideas.
Fast **repeatable** tests.



Eliminate **manual steps**
and reduce **human error**.


Relevant Training Classes



- [Simulink Fundamentals](#) – introduction to designing models using Simulink
- [Simulink Model Management and Architecture](#) – Requirements Toolbox, Simulink Projects, Architectural Choices, Data Management, Simulink Report Generator
- [Simulation-Based Testing with Simulink](#) – includes Simulink Test
- [Design Verification with Simulink](#) – Simulink Design Verifier
- [Embedded Coder for Production Code Generation](#) – generating and using code from Simulink models
- [Polyspace for C/C++ Code Verification](#) – static analysis of hand code and automatically-generated code
- **Applying Model-Based Design for ISO 26262** (available upon request)

Learn More

Visit MathWorks Verification, Validation and Test Solution Page:
mathworks.com/solutions/verification-validation.html



MathWorks® Products Solutions Academia Support Community Events

Verification, Validation, and Test Search MathWorks.com

Trial software Contact sales

100 105 km/h 2500 m

Verify and validate embedded systems using Model-Based Design

Engineering teams use **Model-Based Design** with MATLAB® and Simulink® to verify and validate embedded systems. Teams author requirements directly in their models and can then use those models to generate production code for certification.

- **Author requirements in your model**, and verify and trace them to the design, tests, and code.
- Prove that your design **meets requirements**, and **automatically generate tests**.
- **Check compliance** of models and code using static analysis and formal methods.
- Find bugs, security vulnerabilities, and **prove the absence of critical run-time errors**.
- Produce reports and artifacts, and **certify to standards** (such as DO-178 and ISO 26262).



MathWorks ✓

@MathWorks

Share the EXPO experience
#MATLABEXPO



<https://www.linkedin.com/in/vamshi-krishna-kumbham-91908622/>



<https://www.linkedin.com/in/vaishnavi-r-a819497a/>

MATLAB EXPO

Thank you



© 2023 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See [mathworks.com/trademarks](https://www.mathworks.com/trademarks) for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.