Accelerating Production of Industry-Compliant Embedded Software Using Model-Based Design

Vamshi Kumbham, MathWorks Vaishnavi Hanumapalli Rajasimha, MathWorks









Recall: BMW 7-Series may roll away when parked Automaker blames a software problem that causes certain 2005-2008 models to remain in neutral.

Share 14

By Clifford Ativeh Oct 29, 2012 6:07AM







BMW is again recalling the previous-generation 7-Series for a software problem, this time to stop the transmission from selecting neutral when the car is shut off, according to filings with the National Highway Traffic Safety Administration.

On 2005-2008 models with the Comfort Access keyless start option, the transmission may select neutral instead of park when the driver presses the start/stop button. Like other BMW models, the 7-Series is designed to engage park automatically upon shutoff, and the "P" button does not need to be pressed. However, several instances -- unknown to the driver -- can prevent this from occurring.

United Airlines experiences yet another major computer glitch

Problem with dispatch system software leads to hundreds of delays, some cancellations, call for 'heads to roll'

November 15, 2012 By Gregory Karp, Chicago Tribune

United Airlines, just a week before the year's busiest travel period,

COLUMBIA ENGINEERING The Fu Foundation School of Engineering and Applied Science

SEAS Computer Scientists Find Vulnerabilities in Cisco VoIP Phones

HYBRID VEHICLES

Toyota: Software to blame for Prius brake problems

Home » Technology » Tech News



THE GLOBE AND MAIL *

Hacker attack on your car's computer could be lethal: experts .

IIM FINKLE

Boston - Reuters Published Monday, Aug. 20 2012, 8:41 AM EDT Last updated Monday, Aug. 20 2012, 8:51 AM EDT

29 Exclusive: Millions of printers open to 2011 6:03am, ES devastating hack attack, researchers say

By Bob Sullivan, Columnist, NBC News

Could a hacker from half-way around the planet control your printer and give it instructions so frantic that it could eventually catch fire? Or use a hijacked




printer as a copy machine for criminals, his time-lapsed image of a screen on an HP LaserJet shows the making it easy to commit identity theft or even take control of entire networks that would otherwise be secure?


ram the devic


It's not only possible, but likely, say researchers at Columbia University, who claim they've

Shift-Left Verification




Traditional software development vs. Model-Based Design







Simulink is for Simulation of Every Project:




Wireless Communications




Electrification




Control Systems




Signal Processing




Autonomous Systems and Robotics



Advanced Driver Assistance Systems



Digital Twins



Artificial Intelligence

Adoption of Model-Based Design across Industries



Airbus Helicopters Accelerates Development of DO-178B Certified Software with Model-Based Design

Software testing time cut by two-thirds



LS Automotive Reduces Development Time for Automotive Component Software with Model-Based Design


Specification errors detected early



EVLO Energy Storage Accelerates Development of Energy Management Systems with Model-Based Design Continuously improve software quality


More User Stories: <u>www.mathworks.com/company/user_stories.html</u>

Concept to Deployment:



Developing Control Software for Power Window








What we learn today

Accelerating Production of Embedded Software

- Simulate and test your system early and often
- Validate your design with physical models
- Generate and deploy directly to your embedded system
- Verify the generated code for any Run-Time issues and comply to Coding Standards
- Maintain a digital thread with traceability throughout




There are three key pieces to Model-Based Design







MATLAB EXPO



Conditions analyzed				
Description	True	False		
Condition 1, "alt>10000"	4 <u>U1.1</u>	185 <u>U1.1</u>		
Condition 2, "anomaly"	0	4 <u>U1.1</u>		


MC/DC analysis (combinations in parentheses did not occur)					
Decision/Condition	True Out	False Out			
Transition trigger expression					
Condition 1, "alt>10000"	TF <u>U1.1</u>	F x <u>U1.1</u>			

604	/* End of Saturate: ' <u><s210>/Saturation</s210></u> ' */
605	
606	/* RelationalOperator: ' <mark><s196>/NotEqual</s196></mark> ' */
<u>607</u>	NotEqual_n = (0.0F <u>!=</u> Switch_f);
608	
609	/* Signum: ' <u><s196>/SignPreSat</s196></u> ' */
<u>610</u>	if (Switch_f < 0.0F) {
<u>611</u>	Switch_f = $-1.0F$;
612	} else {
<u>613</u>	if (Switch_f \geq 0.0F) {
<u>614</u>	Switch_f = 1.0F;
615	}
616	}


SIMULINK[®] Simulation and Model-Based Design

System Requirements:

- The window must fully open and fully close within 4 s.
- If the up is issued for between 200 ms and 1 s, the window must fully open. If the down command is issued for between 200 ms and 1 s, the window must fully close.
- The window must start moving 200 ms after the command is issued.
- The force to detect when an object is present is less than 100 N.
- When closing the window, if an object is in the way, stop closing the window and lower the window by approximately 10 cm



Architecture Model



MATLAB EXPO

Modeling&

Detailed Requirement K X X 3 Functional Requirements: Functional Requirements κ MPLEMENTS Badges 1 Overview: Overview ↑ IMPLEMENTS <->> power window control system < power_window_control_system > 6 window_system > armature_current V1 ×\$* driver_switch Position V1234 armature_current > A≣ move_up ▷ move_up neutral driver neutral position > $\overline{\frown}_{i}$ ▷ driver_up up ▷ move_down window_world down > driver_down force > V12345 C passenger_neutral object_present move_down ▷ gear_angle ▷ gear angle passenger_up object_present passenger_switch V1234 passenger_down neutral up down > 63 **h** \gg Requirements - slexPowerWindowExample_arch N 🗀 📑 0 C View: Requirements ~ Select View \sim Index ID Summary ✓ ▶ PowerWindowSystemRequirements ∨ 🖏 Import1 PowerWindowSystemRequirements References to PowerWindowSystemRequirements.docx 📑 1 1 Overview Overview > 💕 2 2 System overview System overview **3** Functional Requirements Functional Requirements > 💕 4 4 Interface specification Interface specification Imported Requirements

Requirements and Model Linking:

slexPowerWindowExample_arch


slexPowerWindowExample_arch

۲

 Θ



Author, link, and validate for designs and tests



12

MATLAB EXPO

Modeling& Simulation

Requirements Toolbox Author, link, and validate requirements for designs and tests



Implemented: 16, Justified: 0, None: 2, Total: 18

Exceptional conditions

Returns -9 for invalid adjacency

Returns -19 if the start node is i

Returns -29 if end node is enco

Examples

S

13

🐼 🐼

41


short

3


Modeling& Simulation

MATLAB EXPO


Import and Author	Model	Requirements	Coverage and Impact
Requirements	Requirements	Traceability	Analysis
 Author requirements	 Specify formal	 Trace to design, code	 Identify gaps in design
in MATLAB/Simulink	requirements	and test	or test
 Integrate with requirements tools 	 Validate earlier with simulation 	 Understand the impact of changes to design and test 	 Respond to requirement changes
Summany Cancel Switch Detection	[]		Implemented Verified



Examples




Examples




Examples


Modelling Software Requirements:







Create Interactive model for Simulation Analysis:




MATLAB EXPO

Modeling& Simulation

Run Model Advisor Checks:





Simulink Check Automate verification and correct models to improve design

Standards & Guidelines Checks


- Automate standards compliance
- Find and fix issues while you design
- Customize checks



Examples

Dashboards

- Assess completeness and quality
- Analyze complexity, size, reusability



Examples

Category Potential reuse percentage je of Tot Overall 22.5806 Exact 6.4516 Similar 16.129

Model Refactoring

Find clones and

maintainability

•

modeling patterns

Refactor to improve


Examples

Model Slicer

Modeling& Simulation

MATLAB EXPO


- Simplify models to isolate behavior
- Debug test failures



17

There are three key pieces to Model-Based Design

 ✓ Modeling & Simulation



Testing & Validation

Code Generation & Code Verification


MATLAB EXPO

Conditions analyzed				
Description	True	False		
Condition 1, "alt>10000"	4 <u>U1.1</u>	185 <u>U1.1</u>		
Condition 2, "anomaly"	0	4 <u>U1.1</u>		

MC/DC analysis (combinations in parentheses did not occur)					
Decision/Condition	True Out	False Out			
Transition trigger expression					
Condition 1, "alt>10000"	T F <u>U1.1</u>	F x <u>U1.1</u>			

604	/* End of Saturate: ' <u><s210>/Saturation</s210></u> ' */
605	
606	/* RelationalOperator: ' <mark><s196>/NotEqual</s196></mark> ' */
<u>607</u>	NotEqual_n = (0.0F <u>!=</u> Switch_f);
608	
609	/* Signum: ' <u><s196>/SignPreSat</s196></u> ' */
<u>610</u>	if (Switch_f \leq 0.0F) {
<u>611</u>	Switch_f = $-1.0F$;
612	} else {
<u>613</u>	if (Switch_f \geq 0.0F) {
<u>614</u>	Switch_f = 1.0F;
615	}
616	}

SIMULINK[®] Simulation and Model-Based Design




Test Manager: Manage and organize tests

Test Manager									٥
TESTS									
Open Save	Cut Test Spec Paste EDIT	with Stop Parallel Report Visualize Highlight & Export Testing Dashboard Prev	erences RONMENT RESOURCES						
Test Brow	Results and Artifacts	🖹 ACC_ISO_CurveTest 🗙 🚮 Start Page 🗙							
ilter tests by name or E LaneFollowingTe		ACC_ISO_CurveTest						~	Enabled
ACC_ISO_	TargetDiscriminationTest AutoRetargetTest	LaneFollowingTestScenarios » Scenarios » ACC_ISO_CurveTest Baseline Test Create Test Case from External File							
ACC_ISO		DESCRIPTION*							
	oubleCurve_DecelTarget	▶ REQUIREMENTS*							
	oubleCurve_AutoRetarget	▶ SYSTEM UNDER TEST*							?
	oubleCurve_StopnGo	PARAMETER OVERRIDES							?
		► CALLBACKS*							?
E LFACC_CI	rve_CutInOut_TooClose	► INPUTS							?
		SIMULATION OUTPUTS							2
		▼ BASELINE CRITERIA*							?
		Include baseline data in test result SIGNAL NAME	SHEETS	ABS TOL	RELTOL	LEADING TOL	LAGGING TOL	+	
		SIGNAL NAME	baseline1	ABS TOL	0.00%	D D	D	T	
		✓ collision	Dasennei	0	0.00%	0	0		
		✓ driver_set_velocity		0	0.00%	0	0		
		✓ ego_acceleration		0.2	0.00%	0	0		
		✓ steering_angle		0	0.00%	0	0		
		✓ ego_velocity		0.25	0.00%	0	0		
		✓ lateral_deviation		0	0.00%	0	0	*	
						🕂 Add 🕐 Capture 💉	Edit C Refresh 💟 Visualize	Delete	
ROPERTY ame	VALUE ACC_ISO_CurveTest	▼LOGICAL AND TEMPORAL ASSESSMENTS*							?
ype	Baseline Test								
lodel	LaneFollowingTestBenchEx	ASSESSMENT CALLBACK							2
imulation Mode	[Model Settings]	EN NAME ASSESSMENT			REQUIREMENTS	VISUAL REPRESENTATION			
nabled	C:\Demos\examples\sitestL	✓ CheckLateralDeviat ▼ At any point of time			None	•			_
ierarchy	LaneFollowingTestScenario	CheckLateraiDeviat At any point of time trigger: becomes true			NOIC			4	
ags	Type comma or space separal	condition: lateral_deviation > 0.2				false			
· · · · ·		→ delay: With a delay of at most 5 seconds				At rising edge			
	est Browse	▶ response: lateral_deviation < 0.2 must be tr	ne			After at most	max-time		

MATLAB EXPO

Test & Verification

Test Manager: View and debug test results



MATLAB EXPO

Test & Verification

MATLAB EXPO Authoring Test Cases: Test & Vérification 📣 Test Manager TESTS Cut 5 ? .h -R ¢ Import Delete Test Spec Open Save Run Stop Parallel Report Visualize A Export Model Testing Preferences Help New Run with Report Stepper Dashboard -. Ŧ * FILE EDIT RUN RESULTS ENVIRONMENT RESOURCES Start Page 🗙 📄 Test_Input_Scenario 🗙 Test Browser Results and Artifacts ModelInLoop × Filter tests by name or tags, e.g. tags: test ✓ Enabled Test_Input_Scenario ModelInLoop powerwindow_testing » ModelInLoop » Test_Input_Scenario Test_Input_Scenario **Baseline Test** Create Test Case from External File TAGS ▶ DESCRIPTION* ▶ REQUIREMENTS 2 🛕 🖿 🐂 💦 C Model: ▶ TEST HARNESS SIMULATION SETTINGS AND RELEASE OVERRIDES ▶ PARAMETER OVERRIDES ▶ CALLBACKS ▶ INPUTS PROPERTY VALUE SIMULATION OUTPUTS Test_Input_Scenario Name ▸ CONFIGURATION SETTINGS OVERRIDES Туре **Baseline Test** ▼ BASELINE CRITERIA 2 Model Simulation Mode [Model Settings] Include baseline data in test result Location C:\Users\vkumbham\MATL. SIGNAL NAME ABS TOL REL TOL LEADING TOL LAGGING TOL ~ Enabled Click "Add" button to add an existing baseline file or click "Capture" to record a new baseline. powerwindow_testing » Mo... Hierarchy Tags Type comma or space separal

Adding more test cases for better coverage: Test & Verification 📣 Test Manager TESTS M 5 ? Ò Import Open Save Delete Test Spec Run Run with Stop Parallel Report Visualize Highlight 🔬 Export Model Testing Preferences Help Report Stepper Dashboard \mathbf{w} FILE EDIT RUN RESULTS ENVIRONMENT RESOURCES Test Browser Results and Artifacts ModelInLoop × Start Page × Test_Input_Scenario × Visualize × Test_Multiple_Scenarios Filter tests by name or tags, e.g. tags: test Enabled Test Multiple Scenarios ▼ ☐ ModelInLoop powerwindow testing » ModelInLoop » Test Multiple Scenarios Test_Input_Scenario Simulation Test Test Multiple Scenarios Create Test Case from External File ▶ TAGS ▼ DESCRIPTION* Test Multiple Input scenarios using excel sheet where each sheet test different input scenarios ▶ REQUIREMENTS - SYSTEM UNDER TEST A = 7 7 C Model: ▶ TEST HARNESS SIMULATION SETTINGS AND RELEASE OVERRIDES ▶ PARAMETER OVERRIDES ▶ CALLBACKS PROPERTY VALUE ▶ INPUTS Test_Multiple_Scenarios Name ▶ SIMULATION OUTPUTS Simulation Test Туре ▸ CONFIGURATION SETTINGS OVERRIDES Model [Model Settings] Simulation Mode ▶ ITERATIONS C:\Users\vkumbham\MATL. Location LOGICAL AND TEMPORAL ASSESSMENTS 2 ~ Enabled ► CUSTOM CRITERIA Hierarchy powerwindow_testing » Mo. ► COVERAGE SETTINGS* Type comma or space separat Tags 20:14 🚯 ENG **^** .0, Q Search (a) 0

12-07-2023


MATLAB EXPO

Simulink Test

Develop, manage, and execute simulation-based tests


Test Manager

- Author, manage, organize tests
- Execute simulation, equivalence and baseline tests
- Review, export, report




Test Harnesses

- Isolate Component Under Test
- Synchronized, simulation test environment



Test Authoring

- Specify test inputs, expected outputs, and tolerances
- Construct complex test sequences and assessments






Verification



Simulink Coverage Measure test coverage in models and generated code


Model Coverage

- Measure test completeness
- Identify missing tests or unintended functionality



Generated Code Coverage


- Find untested generated code
- Map results from code to model object



Examples

Highlighting and Reporting

- View coverage results on diagrams
- Manage accumulated coverage results




Examples

Simulink Design Verifier Use formal methods to identify design errors




Design Error Detection

• Uncover hard to find dead logic and design flaws




Test Generation

• Automate test vector generation to analyze missing coverage



Requirements Proving

• **Prove** formally design meets requirements



Examples

Examples

There are three key pieces to Model-Based Design

 ✓ Modeling & Simulation

driverNeutral	Game	sengemeutral	[endstop after(100,	licks)]	rgencyDown			
entry: moveUp = 0:	entry			mov	at the million	1. 1.F		
moveDown = 0; [passenge		eDown = 0;	[passenger[2]]	mov	oDown = 1; F	VI Viev Na	v Ren Sim	п кес
	[endstop]	9 99 1000	[qoteb				1.01	at .
passengerDown entry: moveDown = 1; iniPassenger		l'a	(passequertin		/ <u> </u>	~		4
exit: moveDown = 0;		[passonger[1]]	exit: moveUp = 1;	lopa	tacle]			
[passenger[1]] 15	[passe	inger[1]]		er(100,ticks		(Terror		
autoPassengerDown passengerDo	LDM	issenger[2]]	PassengerUp					
autoPassengerDown		assenger[3]]	autoPasse	ingerUp				
[driver[3]] ² to	fiquetebra	1 1 1		(driver(2))		17		
(driverDown	shdistopy		driverUp			8		
entry: moveDown = 1; exit: moveDown = 0;		20	entry: moveUp = 1; exit: moveUp = 0; iniDriver	rUp		8		
[driver[1]]	(a) Idriver[1]	[driver[1]]	exit moveop = 0,	fter(100,ticks		8		
		[driver[2]]	2 01	{driver[1]]				
			DriverUp					
autoDriverDown DriverDown	2	driver[3]]	e DriverUp autol	DriverUp		3		1
	2	4	auto	DriverUp		1		- \
		driver[3]] 1	autol	DriverUp	×	ć –		
autoDriverDown DriverDown		driver[3]] 1	(auto)		×	(T		
Simulation Data Inspector - Pov	werwindow_F	driver[3]] 1	(auto		×	Í		
Simulation Data Inspector - Pov	werwindow_F	driver[3]] 1			× 8	Í		
Simulation Data Inspector - Pov Inspect Compu- Filter Signals	werwindow_F	dnver[3]]f Position.mldat Q → [-]			× * ***			
inspect NAME	werwindow_F	driver(3)]1 Position.mldatb Q ▼ [· positi			× ••••			
Simulation Data Inspector - Pov Inspect Compu- Filter Signals	werwindow_F	driver(3)]1 Position.mldatb Q ▼ [· positi			×			
inspect NAME	werwindow_F	driver(3)]1 Position.mldatb Q ▼ [· positi			× 8			
Inspect Composition Data Inspector - Pov Filter Signals [VAME • Run 7: sitexPowerWind power_window_com	werwindow_F	driver[3]]			× 8 ····	Ĩ	e	
	werwindow_F	driver[3]]			× 8		e	
Inspect Comp Filer Signals NME • Run 7: slexPowerWind power_window_com postion	werwindow_F	driver[3]] 1 cosition.mldats C + C positi 0.3 0.2			× 8	Ĩ		
	werwindow_F	driver[3]]			× 8	Ĩ	e and	
Inspect Comp Filer Signals NME • Run 7: slexPowerWind power_window_com postion	werwindow_F	driver[3]] 1 cosition.mldats C + C positi 0.3 0.2			×		and a state	

Conditions analyzedDescriptionTrueFalseCondition 1, "alt>10000"4185U1.1U1.1U1.1Condition 2, "anomaly"04

✓ Test &

Validation

MC/DC analysis (combinations in parentheses did not occur)611Decision/ConditionTrue OutFalse OutTransition trigger expression613Condition 1, "alt>10000"TF
U1.1Fx
U1.1615616

/* End of Saturate: '<S210>/Saturation' */
/* RelationalOperator: '<S196>/NotEqual' */
NotEqual_n = (0.0F != Switch_f);
/* Signum: '<S196>/SignPreSat' */
if (Switch_f < 0.0F) {
 Switch_f = -1.0F;
} else {
 if (Switch_f > 0.0F) {
 Switch_f = 1.0F;
 }
}

Code

Generation &

Code

Verification

604

605

606

607

608

609

610


MATLAB EXPO

SIMULINK[®] Simulation and Model-Based Design

Model-in-the-Loop (MIL) Verify models using simulations




- Develop a model of the actual plant (hardware) in a simulation environment.
- Develop the controller model and verify if the controller can control the plant as per the requirement.
- Test the controller logic on the simulated model of the plant.




Code Gen & Verification

Control Software testing: Model-in-the-Loop (MIL)



Automatic Code Generation:



MATLAB EXPO

Code Gen &

Code Customization and Optimizations:



Results 1 - 18 of 18

- Hardware Support Packages
- Code Replacement Libraries for Custom libraries eg.
 - ARM Cortex A Ne10
 - Intel SSE, AVX
 - ARM Cortex M CMSIS
- C Caller Block for external code integration
- S-Functions for legacy code
- Organization wide Custom Libraries via Code Replacement Libraries



FILTERED BY ARM x Remove All x

ARM Cortex A Ne10 Library Support from DSP System Toolbox Definition Code generation from MATLAB or Simulink for ARM Vendors: ARM Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported



ARM Cortex A Support from Embedded Coder 😭 Generate code optimized for Cortex A processors. Vendors: ARM Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported

	11	NAME POR PORTING
Servers	- M	
		and I on hereestighting
Subsystem Report	1.1	
Cale Interface Report	11	/* Despote for Atomic Deblystomic
		/* Doctorio/ "allo Datable P
	1 3	A Departy "deals/Dor"
		THE OWNER WAS ADDRESS OF
Testic Code Metrica Report	1.5	States of the second se
Cale Indexempti Incert	1 3	
	1 2	/5 Bod of Origina for Ballynomi
Generated Code		At the party indextantiation of
11 March		
et_net.c		
1-1 Model Res		
	1.1	

ARM Cortex-M CMSIS Library Support from DSP System Toolbox Definized C code generation from MATLAB or Simulink for ARM Vendors: STMicroelectronics, ARM Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported



ARM Cortex-M Support from Embedded Coder Definition Cortex-M processors. Generate code optimized for Cortex-M processors. Vendors: STMicroelectronics, ARM Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported



ARM Cortex-R Support from Embedded Coder 💭 Generate code optimized for Arm Cortex-R processors Vendors: TTi, ARM Tags: Support Package Installer Enabled, C/C++ Code Generation, MathWorks Supported


Why use Static Analysis?






- No dependency of hardware
- No execution of the code
- No instrumentation
- No tests cases needed

- Identify hard to reach states, Unusual runtime scenarios
- ✓ Apply consistent programming practices
- ✓ Run automated analysis early and often!






Polyspace Analysis on the Embedded Software

MATLAB EXPO

Code Gen & Verification

Code Gen & Verification

Launch Polyspace from Simulink



Traceability between Model and Code

📝 Result Details	é	ð 4 × 🔀		
Contraction of the second seco	er_F28069.c / focVelocityEncoder_F28069_ste	ep1() ដ្ឋ		
🖻 Result Review		ep1() Start Page		
Status Unreviewed V	ment here	age		
Severity Unset ~				
Sevency Unsec ·		_		
SEI CERT C INT13-C (Recommendation)				
Use bitwise operators only on unsigned operands Right operand of is negative.	3			
A operation on negative value may alter the signature.	an bit and lead to the result misinterpretation.			
Use unsigned integer type or avoid negative value				
Event	File	5		_
1 Y INT13-C Use bitwise operators only on u	nsigned operands focVelocityEncoder_F28069	9.c f(single 0
Configuration Di Darah Datata		>		AND
Configuration Result Details			single	olean == _ int8 _
Source		8		DataTy
focVelocityEncoder_F28069.c × c2806x 1426 tmp 0 = (int16 T)((SchedulerTimerO.c ×			
1420 cmp_0 = (Incro_1) ((realsz_r/imod((real_r/rtb_sig	11		
1428				int8 DataTy
1429 /* Switch: ' <s65>/Swi</s65>	tch' incorporates:	1		
1430 * Constant: ' <s65>/</s65>				
1431 * DataTypeConversio	n: ' <s65>/DataTypeConv1'</s65>		source-to-m	nodel link
1432 * DataTypeConversio	n: ' <u><s65>/DataTypeConv2</s65></u> '		+	
1433 * Logic: ' <u><\$65>/AND</u>	<u>13</u> '			(3) single
1434 * RelationalOperato	r: ' <u><s65>/Equal1</s65></u> '			postSat
1435 */				hadrad The stars
	(((((uint16_T)tmp) & 128U) !=			4 boolean bolean Ts:Sample
	((uint16_T)tmp_0) & 128U) !=	01		P
	mp_0 & 127)))) {			
	a a=			
1439 rtb_IntegralGain = 1440 }	0.0F;			

MATLAB EXPO




- Clickable links
- Bidirectional
- Trace requirements

to code


Polyspace Source Code Analysis Solutions







Method: <u>Formal Method based</u> analysis without need for code execution →Abstract Interpretation



Goal:

- ✓ Find Runtime Errors (division by zero, overflows, etc.)
- ✓ Find Coding Standards violations
- Provide code metrics
- Prove that all the software we rely on is safe and secure

Code Gen & Verification

Formal Methods for Functional Safety

FM.1.0 INTRODUCTION

Formal methods are mathematically based techniques for the specification, development, and verification of software aspects of digital systems. The mathematical basis of formal methods consists of formal logic, discrete mathematics, and computer-readable languages. The use of formal methods is motivated by the expectation that, as in other engineering disciplines, performing appropriate mathematical analyses can contribute to establishing the correctness and robustness of a design. For example, formal methods, because of their mathematical basis, are capable of:


FM.1.6.2 Formal Analysis

Although there are important benefits in creating formal models of life cycle artifacts, the most powerful benefits of formal methods are in the formal analysis of those models. Formal analysis can provide guarantees or proofs of software properties and compliance with requirements. Proof, or guarantee, implies that all execution cases are taken into account, achieving exhaustive verification. To conduct a formal analysis, a set of

DO-333 Formal Methods Supplement

Sound analysis means that the method never asserts a property to be true when it may not be true : False Negative

Source: DO-333 Supplement on Formal Methods




Common Cyber Attack Scenarios

Code Gen & Verification Unknown Unknown Unknown Unknown Protocol Miscellaneous Normal Use Insecure Miscellaneous Configuration Device Degraded Level of Protection Malware Improper Use of Direct Cryptography Financial Physical Loss Application Reversing Illegitimate Weak Access Control Access Physically Procimate or Authentication Information Eavesdropping, Leakage Sniffing Internet Integrity facing Web Control Violation Hijacking Operating System, Code Local or Firmware Programming Execution Remote Errors Injection Access Hardware Denial of Service TARGET PRECONDITION **ATTACK METHOD E**FFECT **VULNERABILITY**


Unknowns + lack of robustness => Anything can happen (beyond spec)

Source: Embedded Systems Security, D. Papp et al, IEEE Conf. Sec. Privacy & Trust, 2015.

MATLAB EXPO



Polyspace has 99.4% coverage of secure coding guideline CERT-C(++), identifies common programming errors (CWE) and computes complexity metrics




- Buffer overrun
- Divide by zero
- Uninitialised variable
- Unreachable code

Proving Absence of Critical Defects & **Vulnerabilities**

- Stack Usage ٠
- Data Flow ٠
- Numerical .
- Concurrent access
- Etc.. •

Static Application Security Testing (SAST)






MATLAB **Expo**

focVelocityEncoder_F28069.c / focVelocityEncoder_F28069_step0()

Enforce secure coding rules & best practices



🚯 🟐 🔚 🕨 Run Code Prover 👻 🔳 Stop

Information

✓ 🙀 New 🔄 - <-> Showing 777/777 -

🖉 File

Results List

All results

Family

Prove absence of vulnerabilities

Class

🛛 Result Details

Result Review

🜊 😪 🖳 🔳 fx 🗵

When to use Polyspace Product?




Embedded Software Development



UNIFIED MODELING LANGUAGE TA

Generated code from high-level modeling language


Integrated during the entire SDLC




DevOps Workflow for Code Analysis








Compliance to Industry Standards-IEC Certification Kit



MATIAB EXPO

Code Gen & Verification

Compliance to Industry Standards- DO Qualification Kit




MATLAB EXPO

Code Gen & Verification

DO Qualification Kit Overview



Verification



DO-178C Source Code Considerations

Code Gen & Verification

→ Reduce manual code inspection

Source Code Verification per 6.3.4	
Source code is verifiable	0
Source code conforms to standards	•
Source code is accurate and consistent	0



Indicates item is covered by Polyspace

DO-178C Robustness Verification Considerations (High/Low Level) Code Gen & Verification

 \rightarrow Reduce robustness testing

Abnormal Inputs and Conditions per FM.6.7.b	
Real and integer variables	0
System initialization during abnormal conditions	0
Possible failure modes of incoming data	0
Loops with computed loop variables	U
Protection mechanisms for exceeding frame times	0
Time-related function overflows	0
State transitions not allowed by requirements	0

Verification of Software Integrity per FM.6.7.c	
Incorrect initialization of variables and constants	0
Parameter passing errors	0
Data corruption, especially global	0
Inadequate end-to-end numerical resolution	U
Incorrect sequencing of events and operations	0

Indicates item is covered by Polyspace Code Prover

Polyspace used across Industries(remake)

MATLAB EXPO



Miele Proves Absence of Run-Time Errors in Control Software Across Its Entire Product Line

"We have embedded static code analysis with Polyspace products deeply into our quality assurance processes. It is much better to find run-time errors as development begins than to find them at the end of development-or worse, after the product is delivered."

- Stefan Trampe, Miele

Miele

NASA Ames Research Center Develops Flight Software for Lunar Atmosphere Dust Environment Explorer

NASA

NASA

"Compared with using Model-Based Design, hand-coding the flight software would have taken longer and made collaboration more difficult. Managers and hardware subsystem engineers understand Simulink models, making it easy to achieve consensus because everyone knows what's going on in the software."

- Dr. Karen Gundy-Burlet, NASA Ames Research Center

Challenge Maintain a reputation for producing quality appliances and other products by minimizing defects in the control software Solution Integrate Polyspace Code Prover and Polyspace Bug Finder into the development process to prove the absence of run-time

Artist's rendering of the NASA LADEE spacecraft


errors in the software and enforce standard coding rules Results

· Hundreds of source files analyzed daily

· Developer focus on core functionality enabled

Leonardo Accelerates Development and Compliance of Radar Navigation Software to DO-178C

"DO Qualification Kit eliminated much of the guesswork involved in certification. It helped us understand how to use MathWorks tools for Model-Based Design and employ automation to meet DO-178 objectives, enabling us to present artifacts to the certification authority much faster than previously possible."



LEONARDO

Challenge Develop onboard flight software for the LADEE spacecraft

Solution

Use Model-Based Design to model the control systems and the spacecraft, generate 26,000 lines of C code, perform HIL and PIL tests and create a mission training simulator

Results

- orbiting near the surface of the moon. Image courtesy · Models reused for training and command verification
 - · Flight software seamlessly updated in orbit
 - Formal code inspection process streamlined

Miracor Eliminates Run-Time Errors and Reduces Testing Time for Class III Medical Device Software

"From a developer's perspective, the main advantage of Polyspace Code Prover is a higher level of quality and correctness in the code. Polyspace Code Prover helps Miracor demonstrate this quality and correctness to the regulatory community, including the FDA, to prove that our device is safe."

- Lars Schiemanck, Miracor Medical Systems



Miracor's PiCSO Impulse System.

Miracor



Use Polyspace Code Prover to prove the absence of run-time errors in the software, guide code reviews, complement functional tests, and support verification processes for regulatory approval

Ensure the safety of a Class III medical device for improving

Results

Challenge

Solution

- · Unused and faulty code identified
- · Verification processes for regulatory approval established
- Code review efficiency increased

Volvo Cars Software Factory Increases Pace and Quality of **Development with Polyspace**

Volvo

"With Polyspace, we can ensure software security and quality by identifying and fixing critical run-time errors before every code merge."





Volvo Cars uses Polyspace for static code checking Solution

Run static code analysis with Polyspace throughout the software development lifecycle

Results

Challenge

- · Critical run-time errors detected before field testing
- · Improved productivity with better code reuse
- ASPICE ISO 26262 and ISO/SAE 21434 certification

- 250 000 pages of interactively linked documentation generated
 - - - Johannes Foufas. Volvo Cars
- throughout the development lifecycle.

An AW101 long-range helicopter equipped with a Results array radar system Recertification cycle times reduced by more than 90% Rate of testing quadrupled

Challenge

Solution

Develop radar navigation software for use on search and

Jse Model-Based Design to trace requirements to design elements; generate certifiable code; run automated simula based, SIL, and PIL tests; and generate reports and


rescue helicopters and certify it to DO-178

Code Gen &


Verification

Software-in-the-Loop (SIL)

Verify compiled object code matches simulation




Control Software testing: Software-in-the-Loop (SIL)



MATLAB EXPO

Software-In-Loop Testing:




MATLAB EXPO

Code Gen &

Verification

Processor-in-the-Loop (PIL)

Verify compiled object code matches simulation



MATL	AB	EXPO
------	----	-------------

Code Gen & Verification

Generate processor executables:


🚳 Configuration	Parameters nower window contr	al system/ModelReferencing (Active)	— — x)			
	Configuration Paramet	ers: power_window_control_system/Mode	Referencing (Active)	—) ×	
Q Search =		Presentation last saved: Just now				
Solver	Q Search					
Data Import						_
Math and D	Solver	Target selection				
Diagnostics	Data Import/Export					
Hardware Ir	Math and Data Types	s System target file:	ert.tlc	Browse.		
Model Refe	 Diagnostics 	Description:	Embedded Coder			
Simulation T Code Gene	Hardware Implement	tation				
Coverage	Model Referencing	Shared coder dictionary	<empty></empty>	Set up		
Simscape	Simulation Target	Language:	С	•		
► Simscape N						
Polyspace	Code Generation	Language standard:	C89/C90 (ANSI)	•		
	Coverage					
	Simscape	Build process				
	Simscape Multibody	Generate code only				
	Polyspace	Generate code only				
		Package code and a	utifacts			
		Toolchain: GN	U GCC Embedded Linux		•	
					·	
		Build configuration: Fa	ster Runs		-	
		Tratabaia dataita				
		Toolchain details				
		Code generation objective	2		-	
		Code generation objective	J			
			OK Cancel	Help	Apply	
						D,

Control Software testing: Processor-in-the-Loop (PIL)

Code Gen & Verification


DEBUG	MODI	ELING	FORMAT	APPS	TESTS										୨ଟର୍ 🔍 💐 🕶 📀 🕶 🔇
Open ▾ Gave ▾ Print ▾	Library Browser	Log Signals	Log Events	Add Viewer	Stop Time inf Normal Fast Restart	Step Back -	Run	Step Forward	Stop	Data Inspector	Sequence Viewer	Logic Analyzer	Bird's-Eye Scope	Simulation Manager	-
LE slexPowerWin	LIBRARY		PREPARE			SIMULA	ΓE						REVIEW RESUL	TS	

erWindowExample 🕨



MATLAB EXPO

Control Software testing: Processor-in-the-Loop (PIL)



Successfully generated all binary outputs.

MATLAB EXPO

Code Gen & Verification

There are three key pieces to Model-Based Design

 ✓ Modeling & Simulation

driverNeutral	(passengerneutral)	[endstop after(100,licks)]	emergencyDown entry:		
entry: moveUp = 0;	entry: moveUp = 0;		moved in = 0.	Viev Nav Ren Sim	Pec I
moveDown = 0; (passenge		[passenger[2]]	F V	viev indv Kell Silli	Nec 1
([endstop]] [[ends	stop]		1	0 ⁺ 0 ⁻
passengerDown entry: moveDown = 1; iniPassenger		passengerUp entry: moveUp = 1; [iniPassengerUp]	lobstaciel	and	
exit: moveDown = 0;		exit: moveUp = 0; after(100.licks)	[ongracia]		
[passenger[1]]		201 [passenger[1]]		(Property lines	
autoPassengerDown passengerDo		PassengerUp			
	[passenger[3]]				
	andstop)	[driver[2]]			
driverDown entry: moveDown = 1; iniDriverDown		ntry: moveUp = 1; [iniDriverUp]			
exit: moveDown = 0;		xit: moveUp = 0;			
	[driver[1]] [driver[1]] [driver[2]]	201 [driver[1]]		N	
autoDriverDown DriverDown	2	e DriverUp autoDriverUp		1	
	[driver[3]])		
Simulation Data Inspector - Pov	werwindow_Position.mldatx	_			1
Q Ø	< O	e <u>k</u> 22 - 63 6	1.00.00		
			1 (D		
Q 0			1.02		
Q Ø Inspect Comp	are positio		1 101		
Q Comp. Filter Signals	0.3		1.0		
Q O Inspect Comp. Filter Signals NAME	0.3		1 10		
Inspect Comp Filter Signals NAME NAME Run 7: slexPowerWind power_window_com power_window_com	are position		1 ¢ ···		
Run 7: slexPowerWind	are position				
Inspect Comp Filter Signals NAME NAME Run 7: slexPowerWind power_window_com power_window_com position Position	are position				
Runzect Comp Filter Signals Comp NAME Pauro 7: slexPowerWind power_window_com power_window_com	are position		1 10		
Inspect Comp Filter Signals NAME NAME Run 7: slexPowerWind power_window_com power_window_com power_window_com position	are position		• • · · ·		
Run 7: slexPowerWind power_window_com power_window_com power_window_com power_window_com position armature_current force	are position		1 ¢ …		WE
Q Comp Filter Signals Comp NAME Run 7: slexPowerWindo power_window_con power_window_con power_window_con power_window_con intervention armature_current	are position		1 42 ···	View TEBLExa Post	

Conditions analyzedDescriptionTrueFalseCondition 1, "alt>10000"4185U1.1U1.1U1.1Condition 2, "anomaly"04

✓ Test &

Validation

/* End of Saturate: '<u><S210>/Saturation</u>' */
/* RelationalOperator: '<u><S196>/NotEqual</u>' */
NotEqual_n = (0.0F <u>!</u>= Switch_f);
/* Signum: '<u><S196>/SignPreSat</u>' */
if (Switch_f ≤ 0.0F) {
 Switch_f = -1.0F;
} else {
 if (Switch_f ≥ 0.0F) {
 Switch_f = 1.0F;
 }
}

604

605

606

607

608

609

610

611

612 613

614

615

616

✓ Code

Generation &

Code

Verification

MATLAB EXPO

SIMULINK[®] Simulation and Model-Based Design

Quantifiable benefits of Model-Based Design

Ontinental 🟵

Model-Based Design enabled Continental to verify our design invehicle earlier, eliminating six months of hardware development and one prototype build. Verification time was cut by up to 50 percent. 90 percent of application automatically coded.

Thomas Ehl, Continental

TOYOTA Let's Go Places

"Front-loaded development with Model-Based Design enables us to **shorten development cycles and minimize rework**, which allows us to **deliver products earlier than our competitors**." *Dr. Hisahiro Ito, Asst. GM.*

RESEARCH	REQUIREMENTS	
DESIC	GN	
Environment	t Models	_
Physical Con	nponents	EST
Algorith	hms	& VEF
		TEST & VERIFICATION
IMPLEMEN	ITATION	ž
C, C++ VHDL, Ve	erilog SPICE	
MCU DSP FPGA	ASIC Analog Hardware	
INTEGRA	ATION	



System models reused across 54 products


worldwide. "Once we had moved to Model-Based Design, we were able to use the same core system in many different vehicles by simply calibrating parameters such as the vehicle dimensions and then re-generating production code."


Johan Hägnander, GM Engineering Europe

AIRBUS


"We use our system design model in Simulink for ARP4754 to establish stable, objective requirements. We save time by using the model as the basis for our software design model for DO-178 from which we generate flight code and reusing validation tests for software verification."

Ronald Blanrue, Airbus Helicopters





Model-Based Design Integrated Process



- Simulink Check
- Simulink Test
- Simulink Coverage
- Simulink Design Verifier
- Simulink Report Generator

- Simulink Code Inspector
- Polyspace Bug Finder
- Polyspace Code Prover
- Simulink Real-Time

Model Based Design Verification Workflow


Requirements Capture & Traceability Requirements Toolbox





Model and Code **Coverage Analysis** Simulink Coverage

Static Code Analysis Polyspace Bug Finder, Code Prover



Functional Testing

Formal Verification Simulink Design Verifier

Test Generation Simulink Design Verifier



✓ Modeling & **Simulation**



✓ Code **Generation &** Verification

Industry Compliance: Certification for ISO 26262, IEC 61508, DO and related standards



- Qualify tools, including
 - Embedded Coder
 - Simulink Check
 - Simulink Coverage
 - Simulink Design Verifier
 - Simulink Test
 - Polyspace Bug Finder
 - Polyspace Code Prover
- Support standards, including
 - ISO 26262 (Automotive)
 - DO178C (Aero)
 - IEC 61508 (Industrial)
 - EN 50128 (Rail)
 - IEC 62304 (Medical)


KOSTAL Asia R&D Center Receives ISO 26262 ASIL D Certification for Automotive Software Developed with Model-Based Design



Leonardo Accelerates Development and Compliance of Radar Navigation Software to DO-178C




An AW101 long-range helicopter equipped with a Leonardo Osprey 30 active electronically scanned array radar system.



Key Takeaways

Accelerating Production of Industry-Compliant Embedded Software Using Model-Based Design

- ✓ Simulate and test your system early and often
- ✓ Validate your design with physical models
- ✓ Generate and deploy directly to your embedded system
- ✓ Verify the generated code for any Run-Time issues and comply to Coding Standards
- Maintain a digital thread with traceability throughout and comply to industry standards



Relevant Training Classes




- <u>Simulink Fundamentals</u> introduction to designing models using Simulink
- <u>Simulink Model Management and Architecture</u> Requirements Toolbox, Simulink Projects, Architectural Choices, Data Management, Simulink Report Generator
- <u>Simulation-Based Testing with Simulink</u> includes Simulink Test
- Design Verification with Simulink Simulink Design Verifier
- <u>Embedded Coder for Production Code Generation</u> generating and using code from Simulink models
- <u>Polyspace for C/C++ Code Verification</u> static analysis of hand code and automaticallygenerated code
- Applying Model-Based Design for ISO 26262 (available upon request)

Learn More

Visit MathWorks Verification, Validation and Test Solution Page:

mathworks.com/solutions/verification-validation.html



- Author requirements in your model, and verify and trace them to the design, tests, and code.
- · Prove that your design meets requirements, and automatically generate tests.
- Check compliance of models and code using static analysis and formal methods.
- · Find bugs, security vulnerabilities, and prove the absence of critical run-time errors.
- Produce reports and artifacts, and certify to standards (such as DO-178 and ISO 26262).



MathWorks 🔗

Share the EXPO experience #MATLABEXPO



https://www.linkedin.com/in/vamshikrishna-kumbham-91908622/



https://www.linkedin.com/in/vaishnavi-ra819497a/

Thank you



© 2023 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See *mathworks.com/trademarks* for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

